Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UT7R995-XWC Datasheet(PDF) 6 Page - Aeroflex Circuit Technology

Part # UT7R995-XWC
Description  RadHard 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock Buffer
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AEROFLEX [Aeroflex Circuit Technology]
Direct Link  http://www.aeroflex.com
Logo AEROFLEX - Aeroflex Circuit Technology

UT7R995-XWC Datasheet(HTML) 6 Page - Aeroflex Circuit Technology

Back Button UT7R995-XWC Datasheet HTML 2Page - Aeroflex Circuit Technology UT7R995-XWC Datasheet HTML 3Page - Aeroflex Circuit Technology UT7R995-XWC Datasheet HTML 4Page - Aeroflex Circuit Technology UT7R995-XWC Datasheet HTML 5Page - Aeroflex Circuit Technology UT7R995-XWC Datasheet HTML 6Page - Aeroflex Circuit Technology UT7R995-XWC Datasheet HTML 7Page - Aeroflex Circuit Technology UT7R995-XWC Datasheet HTML 8Page - Aeroflex Circuit Technology UT7R995-XWC Datasheet HTML 9Page - Aeroflex Circuit Technology UT7R995-XWC Datasheet HTML 10Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 22 page
background image
6
When the outputs are configured for low drive operation, they
will provide a minimum 12mA of drive current regardless of
the selected output power supply. If the outputs are configured
for high drive operation, they will provide a minimum 24mA of
drive current under a 3.3V power supply and 20mA when pow-
ered from a 2.5V supply.
The UT7R995/C features split power supply buses for Banks 1
and 2, Bank 3, and Bank 4. These independent power supplies
enable the user to obtain both 3.3V and 2.5V output signals
from one UT7R995/C device. The core power supply (VDD)
must run from a 3.3V power supply. Table 12 summarizes the
various power supply options available with the UT7R995/C.
Notes:
1. VDDQ1/3/4 must not be set at a level higher than that of VDD.
1.4 Reference Clock Interfaces
When an external, LVCMOS/LVTTL, digital clock is used to
drive the UT7R995 and UT7R995C, the reference clock signal
should drive the XTAL1 input of the RadClock, while the
XTAL2 output should be left unconnected (see Figure 4). Note,
for the UT7R995 only, the XTAL2 pin is defined as a no-
connect.
In addition to a digital clock reference, the UT7R995C can in-
terface to a quartz crystal. When interfacing to a quartz crystal,
XTAL1 and XTAL2 are the input and output, respectively, of
an inverting amplifier within the RadClock. This inverting am-
plifier provides the initial 180o phase shift of the reference
clock whose frequency, and subsequent 180o phase shift, is set
by the quartz crystal and its surrounding RLC network. Figure
5 shows a typical pierce-oscillator with tank-circuit that will
support reliable startup of fundamental and odd-harmonic, AT-
cut, quartz crystals.
Table 12: Power Supply Constraints 1
VDD
VDDQ1
VDDQ3
VDDQ4
3.3V
3.3V or 2.5V
3.3V or 2.5V
3.3V or 2.5V
N/C
External
Digital
Oscillator
NC/XTAL2
XTAL1
VSS
Figure 4. External Digital Clock Oscillator Interface
Figure 5. Pierce Crystal Oscillator with Tank Circuit
Y1
Rdc
R1
C1
C2
L1
Cdc
XTAL1
XTAL2
UT7R995C
Fundamental Frequency Pierce Crystal Oscillator
Rdc = ~10M
Ω;
L1 = Not Used;
Cdc = Not Used
C2 is used to tune the circuit for stable oscillation.
Typical values for C2 range from 30pF to 50pF.
R1 and C1 are selected to create a time constant that facilitates the funda-
mental frequency (fF) of the quartz crystal as defined in equation 2.
As an example, selecting a value of 100
Ω for R1 and 80pF for C1 would fa-
cilitate the reliable operation of a 20MHz, AT-cut, quartz crystal.
Higher Frequency Pierce Crystal Oscillator
Rdc = ~10M
Ω;
Cdc = ~1.5nF;
C2 = Tuning capacitor
similar to prior example
R1 and C1 are selected to create a time constant that facilitates the overtone
frequency (fOT) of the quartz crystal as shown in equation 3.
Additionally, L1 is selected such that its relationship with C1 facilitates a
frequency falling between the fundamental frequency (fF) and the specified
overtone frequency (fOT) of the quartz crystal as shown in equation 4.
As an example, selecting the following component values will result in a
50MHz Pierce Crystal Oscillator based upon an 3rd overtone, AT-cut,
quartz crystal having a fundamental frequency of 16.6666MHz.
Rdc = 10M
Ω;
Cdc = 1.5nF;
C2 = 30pF;
R1 = 50
Ω;
C1 = 55pF;
L1 = 300nH
fF = 16.6666MHz;
fOT = 50MHz
()1
*
1
*
2
1
C
R
f
F
π
=
Equation 2.
Equation 3.
()1
*
1
*
2
1
C
R
f
OT
π
=
()
1
*
1
*
2
1
C
L
f
M
π
=
Equation 4.


Similar Part No. - UT7R995-XWC

ManufacturerPart #DatasheetDescription
logo
Willow Technologies Ltd
UT70 WILLOW-UT70 Datasheet
864Kb / 2P
   Thicker Film Tubular type Non-Inductive Resistors for Ultra High Voltage, High Energy
logo
List of Unclassifed Man...
UT70 ETC-UT70 Datasheet
158Kb / 2P
   Ultra Voltage, High Frequncy Pulse, R&R-c Tank, High Energy.
logo
Aeroflex Circuit Techno...
UT700 AEROFLEX-UT700 Datasheet
369Kb / 46P
   UT700 32-bit Fault-Tolerant SPARCTM V8/LEON 3FT Processor
UT700E-CEA AEROFLEX-UT700E-CEA Datasheet
369Kb / 46P
   UT700 32-bit Fault-Tolerant SPARCTM V8/LEON 3FT Processor
UT700E-CEC AEROFLEX-UT700E-CEC Datasheet
369Kb / 46P
   UT700 32-bit Fault-Tolerant SPARCTM V8/LEON 3FT Processor
More results

Similar Description - UT7R995-XWC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7B9945V CYPRESS-CY7B9945V Datasheet
110Kb / 10P
   High-speed Multi-phase PLL Clock Buffer
CY7B994V CYPRESS-CY7B994V Datasheet
292Kb / 14P
   High-Speed Multi-Phase PLL Clock Buffer
CY7B993V CYPRESS-CY7B993V_11 Datasheet
586Kb / 18P
   High Speed Multi Phase PLL Clock Buffer
CY7B993V CYPRESS-CY7B993V_05 Datasheet
391Kb / 15P
   High-speed Multi-phase PLL Clock Buffer
CY7B9945V CYPRESS-CY7B9945V_07 Datasheet
261Kb / 11P
   High Speed Multi-phase PLL Clock Buffer
CY7B9945V CYPRESS-CY7B9945V_11 Datasheet
430Kb / 15P
   High Speed Multi-phase PLL Clock Buffer
CY7B995 CYPRESS-CY7B995_07 Datasheet
383Kb / 13P
   2.5/3.3V 200-MHz High-Speed Multi-Phase PLL Clock Buffer
CY7B9950 CYPRESS-CY7B9950_07 Datasheet
331Kb / 12P
   2.5/3.3V, 200 MHz High-Speed Multi-Phase PLL Clock Buffer
CY7B9950 CYPRESS-CY7B9950_06 Datasheet
296Kb / 10P
   2.5/3.3V, 200-MHz High-Speed Multi-Phase PLL Clock Buffer
CY7B9950 CYPRESS-CY7B9950 Datasheet
170Kb / 9P
   2.5/3.3V 200-MHz High-Speed Multi-Phase PLL Clock Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com