Electronic Components Datasheet Search |
|
ML145170-7P Datasheet(PDF) 9 Page - LANSDALE Semiconductor Inc. |
|
ML145170-7P Datasheet(HTML) 9 Page - LANSDALE Semiconductor Inc. |
9 / 26 page LANSDALE Semiconductor, Inc. ML145170 www.lansdale.com Page 9 of 26 applications. An external feedback resistor of approximately 5 M Ω is required across the OSCin and OSCout pins in the AC–coupled case (see Figure 8a or alternate circuit 8b). OSCout is an internal node on the device and should not be used to drive any loads (i.e. OSCout is unbuffered). However, the buffered REFout is available to drive external loads. The external signal level must be at least 1 V p–p; the maxi- mum frequencies are given in the Loop Specifications table. These maximum frequencies apply for R Counter divide ratios as indicated in the table. For very small ratios, the maximum frequency is limited to the divide ratio times 2 MHz. (Reason: the phase/frequency detectors are limited to a maximum input frequency of 2 MHz.) If an external source is available which swings virtually rail–to–rail (VDD to VSS), then DC coupling can be used. In the DC–coupled case, no external feedback resistor is needed. OSCout must be a No Connect to avoid loading an internal node on the device, as noted above. For frequencies below 1 MHz, DC coupling must be used. The R counter is a static counter and may be operated down to DC. However, wave shaping by a CMOS buffer may be required to ensure fast rise and fall times into the OSCin pin. See Figure 22. Each rising edge on the OSCin pin causes the R counter to decrement by one. REFout This output is the buffered output of the crystal–generated reference frequency or externally provided reference source. This output may be enabled, disabled, or scaled via bits in the C register (see Figure 14). REFout can be used to drive a microprocessor clock input, thereby saving a crystal. Upon power up, the on–chip power–on–initialize circuit forces REFout to the OSCin divid- ed–by–8 mode. REFout is capable of operation to 10 MHz; see the Loop Specifications table. Therefore, divide values for the reference divider are restricted to two or higher for OSCin frequencies above 10 MHz. If unused, the pin should be floated and should be disabled via the C register to minimize dynamic power consumption and electromagnetic interference (EMI). COUNTER OUTPUT PINS fR This signal is the buffered output of the 15–stage R counter. fR minimize interference with external circuitry. The fR signal can be used to verify the R counter’s divide ratio. This ratio extends from 5 to 32,767 and is determined by the binary value loaded into the R register. Also, direct access to the phase detector via the OSCin pin is allowed by choosing a divide value of 1 (see Figure 15). The maximum frequency which the phase detectors operate is 2 MHz. Therefore, the fre- quency of fR must not exceed 2 MHz. R signal appears as normally low and pulses high. The pulse width is 4.5 cycles of the OSCin pin sig- selected, the OSCin signal is buffered and appears at the fR pin. fV N Counter Output (Pin 10) fV can be enabled or disabled via the C register (patented). The output is disabled (static low logic level) upon power up. If unused, the output should be left disabled and unconnected to minimize interference with external circuitry. The fV signal can be used to verify the N counter’s divide frequency which the phase detectors operate is 2 MHz. Therefore, the frequency of fV must not exceed 2 MHz. When activated, the fV signal appears as normally low and pulses high. LOOP PINS fin Frequency Input (Pin 4) This pin is a frequency input from the VCO. This pin feeds the on–chip amplifier which drives the N counter. This signal is normally sourced from an external voltage–controlled oscil- lator (VCO), and is AC–coupled into fin. A 100 pF coupling mum size recommended for applications (see Figure 7). The frequency capability of this input is dependent on the supply voltage as listed in the Loop Specifications table. For small ratio times 2 MHz. (Reason: the phase/frequency detectors are limited to a maximum frequency of 2 MHz.) For signals which swing from at least the VIL to VIH levels listed in the Electrical Characteristics table, DC coupling may be used. Also, for low frequency signals, (less than the minimum frequencies shown in the Loop Specifications table), DC coupling is a requirement. The N counter is a static counter and may be operated down to DC. However, wave shaping by a CMOS buffer may be required to ensure fast rise and fall times into the fin pin. See Figure 22. Each rising edge on the fin ment by 1. PDout Single–Ended Phase/Frequency Detector Output (Pin 13) This is a three–state output for use as a loop error signal tor’s dead zone has been eliminated. Therefore, the phase/fre- quency detector is characterized by a linear transfer function. below and is shown in Figure 17. POL bit (C7) in the C register = low (see Figure 14) Frequency of fV > fR or Phase of fV Leading fR: negative pulses from high impedance Frequency of fV < fR or Phase of fV Lagging fR: positive pulses from high impedance Frequency and Phase of fV = fR; essentially high–impedance state; voltage at pin determined by loop filter POL bit (C7) = high nal, except when a divide ration of 1 is selected. When 1 is This signal is the buffered output of the 16–stage N counter. by the binary value loaded into the N register. The maximum Reference Frequency Output (Pin 3) capacitor is used for measurement purposes and is the mini- ratio. This ratio extends from 40 to 65,535 and is determined divide ratios, the maximum frequency is limited to the divide pin causes the N counter to decre- can be enabled or disabled via the C register (patented). The unused, the output should be left disabled and unconnected to R Counter Output (Pin 9) output is disabled (static low logic level) upon power up. If When activated, the f The operation of the phase/frequency detector is described when combined with an external low–pass filter. The detec- Issue A |
Similar Part No. - ML145170-7P |
|
Similar Description - ML145170-7P |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |