Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HYB18T256400BF-25F Datasheet(PDF) 5 Page - Qimonda AG

Part # HYB18T256400BF-25F
Description  256-Mbit Double-Data-Rate-Two SDRAM
Download  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  QIMONDA [Qimonda AG]
Direct Link  http://www.qimonda.com
Logo QIMONDA - Qimonda AG

HYB18T256400BF-25F Datasheet(HTML) 5 Page - Qimonda AG

  HYB18T256400BF-25F Datasheet HTML 1Page - Qimonda AG HYB18T256400BF-25F Datasheet HTML 2Page - Qimonda AG HYB18T256400BF-25F Datasheet HTML 3Page - Qimonda AG HYB18T256400BF-25F Datasheet HTML 4Page - Qimonda AG HYB18T256400BF-25F Datasheet HTML 5Page - Qimonda AG HYB18T256400BF-25F Datasheet HTML 6Page - Qimonda AG HYB18T256400BF-25F Datasheet HTML 7Page - Qimonda AG HYB18T256400BF-25F Datasheet HTML 8Page - Qimonda AG HYB18T256400BF-25F Datasheet HTML 9Page - Qimonda AG Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 71 page
background image
Internet Data Sheet
Rev. 1.11, 2007-07
5
11172006-LBIU-F1TN
HY[B/I]18T256[40/80/16]0B[C/F](L)
256-Mbit Double-Data-Rate-Two SDRAM
1.2
Description
The 256-Mbit Double-Data-Rate-Two SDRAM is a high-
speed CMOS Synchronous DRAM device containing
268,435,456 bits and internally configured as a quad-bank
DRAM. The device is organized as either 16 Mbit
× 4I/O ×
4 banks, 8 Mbit
× 8I/O × 4 banks or 4 Mbit ×16 I/O × 4 banks
chip. These synchronous devices achieve high speed
transfer rates starting at 400 Mb/sec/pin for general
applications. See Table 1 for performance figures.
The device is designed to comply with all DDR2 DRAM key
features:
• Posted CAS with additive latency,
• Write latency = read latency - 1,
• Normal and weak strength data-output driver,
• Off-Chip Driver (OCD) impedance adjustment
• On-Die Termination (ODT) function.
All of the control and address inputs are synchronized with a
pair of externally supplied differential clocks. Inputs are
latched at the cross point of differential clocks (CK rising and
CK falling). All I/Os are synchronized with a single ended
DQS or differential DQS-DQS pair in a source synchronous
fashion.
A
is used to convey row, column and bank address
information in a RAS-CAS multiplexing style.
The DDR2 device operates with a 1.8 V
± 0.1 V power
supply. An Auto-Refresh and Self-Refresh mode is provided
along with various power-saving power-down modes.
The functionality described and the timing specifications
included in this data sheet are for the DLL Enabled mode of
operation.
The DDR2 SDRAM is available in P(G)-TFBGA-60 and P(G)-
TFBGA-84 packages.


Similar Part No. - HYB18T256400BF-25F

ManufacturerPart #DatasheetDescription
logo
Infineon Technologies A...
HYB18T256400AC INFINEON-HYB18T256400AC Datasheet
725Kb / 24P
   DDR2 Registered DIMM Modules
V0.22,Feb. 2004
HYB18T256400AF INFINEON-HYB18T256400AF Datasheet
1Mb / 90P
   256 Mbi t DDR2 SDRAM
V1.02, May 2004
logo
Qimonda AG
HYB18T256400AF QIMONDA-HYB18T256400AF Datasheet
2Mb / 42P
   240-Pin Registered DDR2 SDRAM Modules
HYB18T256400AF QIMONDA-HYB18T256400AF Datasheet
4Mb / 67P
   240-Pin Registered DDR2 SDRAM Modules
logo
Infineon Technologies A...
HYB18T256400AF-3 INFINEON-HYB18T256400AF-3 Datasheet
1Mb / 90P
   256 Mbi t DDR2 SDRAM
V1.02, May 2004
More results

Similar Description - HYB18T256400BF-25F

ManufacturerPart #DatasheetDescription
logo
Qimonda AG
HYB18TC256800BF QIMONDA-HYB18TC256800BF Datasheet
3Mb / 62P
   256-Mbit Double-Data-Rate-Two SDRAM
HYB18TC256160AF QIMONDA-HYB18TC256160AF Datasheet
2Mb / 54P
   256-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM
HYB18TC256160AF QIMONDA-HYB18TC256160AF_1 Datasheet
1Mb / 55P
   256-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM
logo
Infineon Technologies A...
HYB25D256400B INFINEON-HYB25D256400B Datasheet
2Mb / 83P
   256 Mbit Double Data Rate SDRAM
Rev. 1.2, Feb. 2004
HYB25D256800CT INFINEON-HYB25D256800CT Datasheet
3Mb / 94P
   256 Mbit Double Data Rate SDRAM
Rev. 1.6, Dec. 2004
logo
Qimonda AG
HYB25D256800CE QIMONDA-HYB25D256800CE Datasheet
2Mb / 39P
   256-Mbit Double-Data-Rate SDRAM
logo
Infineon Technologies A...
HYB18T512400AC5 INFINEON-HYB18T512400AC5 Datasheet
2Mb / 96P
   512-Mbit Double-Data-Rate-Two SDRAM
Rev. 1.13, Mai 2004
logo
Qimonda AG
HYB18T512400AF QIMONDA-HYB18T512400AF Datasheet
2Mb / 58P
   512-Mbit Double-Data-Rate-Two SDRAM
HYB18T512400BF QIMONDA-HYB18T512400BF Datasheet
2Mb / 57P
   512-Mbit Double-Data-Rate-Two SDRAM
HYB18TC512160BF QIMONDA-HYB18TC512160BF Datasheet
3Mb / 61P
   512-Mbit Double-Data-Rate-Two SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com