 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HYB39S128400FT-7 Datasheet(PDF) 10 Page - Qimonda AG |
|
||||||||||||||||||||||||||||||
HYB39S128400FT-7 Datasheet(HTML) 10 Page - Qimonda AG |
|
|
10 / 21 page  Data Sheet Rev. 1.32, 2007-10 10 10122006-I6LJ-WV3H HY[B/I]39S128[40/80/16][0/7]F[E/T](L) 128-MBit Synchronous DRAM TABLE 6 Mode Register Definition (BA1:0 = 00B) Field Bits Type Description BL 2:0 w Burst Length Number of sequential bits per DQ related to one read/write command Note: All other bit combinations are RESERVED 000B 1 001B 2 010B 4 011B 8 111B Full Page (Sequential burst type only) BT 3 Burst Type 0B Sequential 1B Interleaved CL 6:4 CAS Latency Number of full clocks from read command to first data valid window. Note: All other bit combinations are RESERVED. 010B 2 011B 3 TM 8:7 Test Mode Note: All other bit combinations are RESERVED. 00B Mode register set WBL 9 Write Burst Length 0B Burst write 1B Single bit write 12:10 Reserved, set to zero |
Similar Part No. - HYB39S128400FT-7 |
|
Similar Description - HYB39S128400FT-7 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
