Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HYB18TC256160AF Datasheet(PDF) 4 Page - Qimonda AG

Part # HYB18TC256160AF
Description  256-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM
Download  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  QIMONDA [Qimonda AG]
Direct Link  http://www.qimonda.com
Logo QIMONDA - Qimonda AG

HYB18TC256160AF Datasheet(HTML) 4 Page - Qimonda AG

  HYB18TC256160AF_1 Datasheet HTML 1Page - Qimonda AG HYB18TC256160AF_1 Datasheet HTML 2Page - Qimonda AG HYB18TC256160AF_1 Datasheet HTML 3Page - Qimonda AG HYB18TC256160AF_1 Datasheet HTML 4Page - Qimonda AG HYB18TC256160AF_1 Datasheet HTML 5Page - Qimonda AG HYB18TC256160AF_1 Datasheet HTML 6Page - Qimonda AG HYB18TC256160AF_1 Datasheet HTML 7Page - Qimonda AG HYB18TC256160AF_1 Datasheet HTML 8Page - Qimonda AG HYB18TC256160AF_1 Datasheet HTML 9Page - Qimonda AG Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 55 page
background image
Internet Data Sheet
Rev. 1.20, 2007-04
4
03062006-H3V1-XJT4
HYB18TC256160AF
256-Mbit Double-Data-Rate-Two SDRAM
TABLE 2
Performance table for –3.7
TABLE 3
Performance Table for –5
1.2
Description
The 256-Mbit DDR2 DRAM is a high-speed Double-Data-
Rate-Two CMOS Synchronous DRAM device. The DRAM
contains 268,435,456 bits and internally configured as a
quad-bank DRAM. The 256-Mbit device is organized as either
16 Mbit
×4 I/O ×4 banks, 8 Mbit ×8 I/O ×4 banks or 4 Mbit ×16
I/O
×4 banks chip. These synchronous devices achieve high
speed transfer rates starting at 400 Mb/sec/pin for general
applications. See tables for performance figures.
The device is designed to comply with all DDR2 DRAM key
features:
1. Posted CAS with additive latency,
2. Write latency = read latency - 1,
3. Normal and weak strength data-output driver,
4. Off-Chip Driver (OCD) impedance adjustment
5. On-Die Termination (ODT) function.
All of the control and address inputs are synchronized with a
pair of externally supplied differential clocks. Inputs are
latched at the cross point of differential clocks (CK rising and
CK falling). All I/Os are synchronized with a single ended
DQS or differential DQS-DQS pair in a source synchronous
fashion.
A 15 bit address bus is used to convey row, column and bank
address information in a RAS-CAS multiplexing style.
The DDR2 device operates with a 1.8 V
± 0.1 V power
supply. An Auto-Refresh and Self-Refresh mode is provided
along with various power-saving power-down modes.
The functionality described and the timing specifications
included in this data sheet are for the DLL Enabled mode of
operation.
The DDR2 SDRAM is available in PG-TFBGA-84 package.
Product Type Speed Code
–3.7
Unit
Speed Grade
DDR2–533C 4–4–4
Max. Clock Frequency
@CL5
f
CK5
266
MHz
@CL4
f
CK4
266
MHz
@CL3
f
CK3
200
MHz
Min. RAS-CAS-Delay
t
RCD
15
ns
Min. Row Precharge Time
t
RP
15
ns
Min. Row Active Time
t
RAS
45
ns
Min. Row Cycle Time
t
RC
60
ns
Product Type Speed Code
–5
Units
Speed Grade
DDR2–400B 3–3–3
Max. Clock Frequency
@CL5
f
CK5
200
MHz
@CL4
f
CK4
200
MHz
@CL3
f
CK3
200
MHz
Min. RAS-CAS-Delay
t
RCD
15
ns
Min. Row Precharge Time
t
RP
15
ns
Min. Row Active Time
t
RAS
40
ns
Min. Row Cycle Time
t
RC
55
ns


Similar Part No. - HYB18TC256160AF_1

ManufacturerPart #DatasheetDescription
logo
Qimonda AG
HYB18TC256160AF-3.7 QIMONDA-HYB18TC256160AF-3.7 Datasheet
2Mb / 54P
   256-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM
HYB18TC256160AF-3S QIMONDA-HYB18TC256160AF-3S Datasheet
2Mb / 54P
   256-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM
HYB18TC256160AF-5 QIMONDA-HYB18TC256160AF-5 Datasheet
2Mb / 54P
   256-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM
More results

Similar Description - HYB18TC256160AF_1

ManufacturerPart #DatasheetDescription
logo
Qimonda AG
HYB18TC256160AF QIMONDA-HYB18TC256160AF Datasheet
2Mb / 54P
   256-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM
HYB18T256400BF QIMONDA-HYB18T256400BF Datasheet
4Mb / 71P
   256-Mbit Double-Data-Rate-Two SDRAM
HYB18TC256800BF QIMONDA-HYB18TC256800BF Datasheet
3Mb / 62P
   256-Mbit Double-Data-Rate-Two SDRAM
HYB25D256800CE QIMONDA-HYB25D256800CE Datasheet
2Mb / 39P
   256-Mbit Double-Data-Rate SDRAM
logo
Infineon Technologies A...
HYB25D256400B INFINEON-HYB25D256400B Datasheet
2Mb / 83P
   256 Mbit Double Data Rate SDRAM
Rev. 1.2, Feb. 2004
HYB25D256800CT INFINEON-HYB25D256800CT Datasheet
3Mb / 94P
   256 Mbit Double Data Rate SDRAM
Rev. 1.6, Dec. 2004
HYB18T512400AC5 INFINEON-HYB18T512400AC5 Datasheet
2Mb / 96P
   512-Mbit Double-Data-Rate-Two SDRAM
Rev. 1.13, Mai 2004
logo
Qimonda AG
HYB18T512400AF QIMONDA-HYB18T512400AF Datasheet
2Mb / 58P
   512-Mbit Double-Data-Rate-Two SDRAM
HYB18T512400BF QIMONDA-HYB18T512400BF Datasheet
2Mb / 57P
   512-Mbit Double-Data-Rate-Two SDRAM
HYB18TC512160BF QIMONDA-HYB18TC512160BF Datasheet
3Mb / 61P
   512-Mbit Double-Data-Rate-Two SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com