Electronic Components Datasheet Search |
|
HYS72T64020HR-3-A Datasheet(PDF) 7 Page - Qimonda AG |
|
HYS72T64020HR-3-A Datasheet(HTML) 7 Page - Qimonda AG |
7 / 67 page Internet Data Sheet Rev. 1.21, 2007-03 7 09152006-J5FK-C565 HYS72T[32/64]0xxHR–[2.5/3/3S/3.7/5]–A Registered DDR2 SDRAM Modules 2 Pin Configuration The pin configuration of the Registered DDR2 SDRAM DIMM is listed by function in Table 6 (240 pins). The abbreviations used in columns Pin and Buffer Type are explained in Table 7 and Table 8 respectively. The pin numbering is depicted in Figure 1. TABLE 6 Pin Configuration of RDIMM Ball No. Name Pin Type Buffer Type Function Clock Signals 185 CK0 I SSTL Clock Signal CK0, Complementary Clock Signal CK0 186 CK0 ISSTL 52 CKE0 I SSTL Clock Enables 1:0 Note: 2-Ranks module 171 CKE1 I SSTL NC NC — Not Connected Note: 1-Rank module Control Signals 193 S0 ISSTL Chip Select Rank 1:0 Note: 2-Ranks module 76 S1 ISSTL NC NC — Not Connected Note: 1-Rank module 192 RAS ISSTL Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE) 74 CAS ISSTL 73 WE ISSTL 18 RESET ICMOS Register Reset Address Signals 71 BA0 I SSTL Bank Address Bus 1:0 190 BA1 I SSTL 54 BA2 I SSTL Bank Address Bus 2 Greater than 512Mb DDR2 SDRAMS NC I SSTL Not Connected Less than 1Gb DDR2 SDRAMS |
Similar Part No. - HYS72T64020HR-3-A |
|
Similar Description - HYS72T64020HR-3-A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |