 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LTC2440 Datasheet(PDF) 10 Page - Linear Technology |
|
||||||||||||||||||||||||||||||
LTC2440 Datasheet(HTML) 10 Page - Linear Technology |
|
|
10 / 20 page  LTC2450-1 10 24501fb APPLICATIONS INFORMATION Serial Clock Idle-High (CPOL = 1) Examples In Figure 5, following a conversion cycle the LTC2450-1 automatically enters the low power sleep mode. The user can monitor the conversion status at convenient intervals using CS and SDO. CS is pulled LOW while SCK is HIGH to test whether or not the chip is in the CONVERT state. While in the CONVERT state, SDO is HIGH while CS is LOW. In the SLEEP state, SDO is LOW while CS is LOW. These tests are not required operational steps but may be useful for some applications. When the data is available, the user applies 16 clock cycles to transfer the result. The CS rising edge is then used to initiate a new conversion. The operation example of Figure 6 is identical to that of Figure 5, except the new conversion cycle is triggered by the falling edge of the serial clock (SCK). A 17th clock pulse is used to trigger a new conversion cycle. Serial Clock Idle-Low (CPOL = 0) Examples In Figure 7, following a conversion cycle the LTC2450-1 automatically enters the low power sleep state. The user determines data availability (and the end of conversion) based upon external timing. The user then pulls CS low (CS = ↓) and uses 16 clock cycles to transfer the result. Following the 16th rising edge of the clock, CS is pulled high (CS = ↑), which triggers a new conversion. The timing diagram in Figure 8 is identical to that of Figure 7, except in this case a new conversion is triggered by SCK. The 16th SCK falling edge triggers a new conversion cycle and the CS signal is subsequently pulled high. Figure 5. Idle-High (CPOL = 1) Serial Clock Operation Example. The Rising Edge of CS Starts a New Conversion Figure 6. Idle-High (CPOL = 1) Clock Operation Example. A 17th Clock Pulse is Used to Trigger a New Conversion Cycle D15 clk1 clk2 clk3 clk4 clk15 clk16 D14 D13 D12 D2 D1 D0 SD0 SCK CONVERT CONVERT SLEEP LOW ICC DATA OUTPUT 24501 F05 CS D15 D14 D13 D12 D2 D1 D0 SD0 clk1 clk2 clk3 clk4 clk15 clk16 clk17 SCK CONVERT CONVERT SLEEP LOW ICC DATA OUTPUT 24501 F06 CS |
Similar Part No. - LTC2440 |
|
Similar Description - LTC2440 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
