 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
X25128SG-2.7 Datasheet(PDF) 1 Page - IC MICROSYSTEMS |
|
||||||||||||||||||||||||||||||
X25128SG-2.7 Datasheet(HTML) 1 Page - IC MICROSYSTEMS |
|
|
1 / 15 page  SPI Serial E 2 PROM with Block Lock TM Protection 128K 16K x 8 Bit © Xicor Inc. 1994, 1995, 1996 Patents Pending Characteristics subject to change without notice 3091-2.9 5/14/97 T2/C0/D2 SH 1 X25128 This X25128 device has been acquired by IC MICROSYSTEMS from Xicor, Inc. FUNCTIONAL DIAGRAM COMMAND DECODE AND CONTROL LOGIC WRITE CONTROL AND TIMING LOGIC WRITE PROTECT LOGIC X DECODE LOGIC 16K BYTE ARRAY 16 X 256 Y DECODE DATA REGISTER SO SI SCK CS HOLD WP 8 32 32 X 256 16 X 256 3091 FM F01 128 128 256 STATUS REGISTER FEATURES •2MHz Clock Rate •SPI Modes (0,0 & 1,1) •16K X 8 Bits —32 Byte Page Mode •Low Power CMOS —<1µA Standby Current —<5mA Active Current •2.7V To 5.5V Power Supply •Block Lock Protection —Protect 1/4, 1/2 or all of E 2 PROM Array •Built-in Inadvertent Write Protection —Power-Up/Power-Down protection circuitry —Write Enable Latch —Write Protect Pin •Self-Timed Write Cycle —5ms Write Cycle Time (Typical) •High Reliability —Endurance: 100,000 cycles —Data Retention: 100 Years —ESD protection: 2000V on all pins •14-Lead SOIC Package •16-Lead SOIC Package •8-Lead PDIP Package DESCRIPTION The X25128 is a CMOS 131,072-bit serial E 2 PROM, internally organized as 16K x 8. The X25128 features a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple three-wire bus. The bus signals are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a chip select (CS) input, allowing any number of devices to share the same bus. The X25128 also features two additional inputs that provide the end user with added flexibility. By asserting the HOLD input, the X25128 will ignore tran- sitions on its inputs, thus allowing the host to service higher priority interrupts. The WP input can be used as a hardwire input to the X25128 disabling all write attempts to the status register, thus providing a mech- anism for limiting end user capability of altering 0, 1/4, 1/2 or all of the memory. The X25128 utilizes Xicor’s proprietary Direct Write™ cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years. ICmic IC MICROSYSTEMS TM |
Similar Part No. - X25128SG-2.7 |
|
Similar Description - X25128SG-2.7 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
