5

5 - 110

For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373

Order On-line at www.hittite.com

Synchronous Programming

For applications which can not tolerate a momentary undefined division ratio, which normally occurs while changing

the data bits (A0-A4) at random, synchronous programming can be used. Data is loaded into the counter on every

rising edge of the clock which occurs while the output (OUT) is “HIGH”. The typical minimum setup and hold times are

shown in the table below as a function of frequency. For precision applications, the rising edge of the complementary

output may be used to latch the new data bits (A0-A4), so that all bits are settled before the next load cycle.

T

SETTLING MAX

= N/f

IN

(For Synchronous Programming)

Where N is the desired division ratio, and f

IN

= Input Frequency (Hz)

Programmable Divider Timing Requirements

for Synchronous Programming

IN

OUT

OUT

CURRENT DATA

NEW DATA

A0-A4

t

SU

t

HOLD

Data Load

Rising Edge

Rising Edge to

Clock New Data

Parameter

0.5 GHz

1 GHz

2 GHz

t

SETUP

200 ps

200 ps

200 ps

t

HOLD

700 ps

300 ps

120 ps

v02.0705

HBT DIGITAL PHASE-FREQ. DETECTOR,

10 - 1300, MHz w/ 5-BIT COUNTER, 10 - 2800 MHz