ESD protection by the EMIF09-02726Sx

Electrostatic discharge (ESD) is a major cause of failure in electronic systems.

Transient Voltage Suppressors are an ideal choice for ESD protection. They are capable of clamping the

incoming transient to a low enough level such that damage to the protected semiconductor is prevented.

Surface mount TVS arrays offer the best choice for minimal lead inductance.

They serve as parallel protection elements, connected between the signal line to ground. As the transient

rises above the operatingvoltage of the device, the TVS array becomes a low impedancepath diverting the

transient current to ground.

The EMIF09-02726Sx array is the ideal board level protection of ESD sensitive semiconductor

components. It provides best efficiency when using separated inputs and outputs, in the so called 4-points

structure.

Circuit Board Layout

Circuit board layout is a critical design step in the suppression of ESD induced transients. The following

guidelines are recommended :

The EMIF09-02726Sx should be placed as near as possible to the input terminals or connectors.

The path length between the ESD suppressor and the protected line should be minimized.

All conductive loops, including power and ground loops should be minimized.

The ESD transient return path to ground should be kept as short as possible.

Ground planes should be used whenever possible.

Fig. 7: Example of connectionfor one cell of the EMIF09-02726Sx

Logic

Transceiver

I1

O1

I2

O2

I3

O3

I4

O4

I5

O5

GND

GND

I6

O6

I7

O7

I8

O8

I9

O9

EMIF09-02726Sx

1284-A

Connector

Fig. 8: Recommended PCB layout to benefit from 4-point structure

TO DO

EMIF09-02726Sx

footprint

Logic

Transceiver,

ASIC,...

O3

O4

O2

O1

I6

I7

I8

I9

I2

I3

I4

I5

I1

GND

GND

O5

O6

O7

O8

O9

Logic

Transceiver,

ASIC,...

O3

O4

O2

O1

I6

I7

I8

I9

I2

I3

I4

I5

I1

GND

GND

O5

O6

O7

O8

O9

NOT TO DO

EMIF09-02726Sx

footprint

EMIF09-02726Sx

4/12