ICS1523MLF datasheet(9/21 Pages) IDT

Part #	ICS1523MLF

Description	Video Clock Synthesizer with I2C Programmable Delay

Download	21 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

9 / 21 page

Video Clock Synthesizer with I2C Programmable Delay

MDS ICS1523 Z

9

Revision 052407

Integrated Device Technology, Inc.

Tech Support: www.idt.com/go/clockhelp

ICS1523

The DPA Resolution Select register (0x5:0~1) is

double-buffered. Working registers are loaded only

after a DPA software reset (0x8=xA)

For more details, See Figure 11.2

Section 6 OSC Divider and REF

The ICS1523 accepts a single-ended clock on pin 12,

the OSC input. The period of this input signal becomes

the high time of the REF signal and the low time is

controlled by 0x7:0~6.

The resulting REF signal can be used as an input to the

PLL’s phase detector to allow the ICS1523 to

synthesize frequencies without an HSYNC input when

0x7:7=1.

This REF signal may also be output on the LOCK/REF

pin (14) when 0x0:6-7 = 11

Table 6-1 REF Functionality

Section 7 Loop Filter

The ICS1523 contains an internal loop filter, but also

supports the use of an external loop filter configured as

in Figure 7-1. Selection between these two filters is

controlled by 0x4:7. The external filter is selected when

4:7=0; internal filter is selected with a 1.

Figure 7-1 External Loop Filter

While the internal loop filter works well for most

applications, IDT still recommends the implementation

of an external filter network on all designs.

Implementing the external loop filter gives the system

engineer flexibility to add external filter functionality if

without having to alter the PCB.

7.1 External Filter Recommendations

IDT recommends the following as a general purpose

external loop filter:

CS = 3300 pF

RS = 6.8 k

Ω

CP = 33 pF

Special considerations must be made in selecting loop

capacitors CS and CP.

Section 8 PLL Parameter Settings

Settings for all standard VESA video modes are

provided by IDT as a starting point for the systems

engineer. These files are in human readable text files

(*.ics files) and come bundled within the ICS1523

Register Editor Tool.

This tool directly drives the ICS1523EB Evaluation

Board and can be downloaded from the IDT web site.

Parameter

Value

REF Frequency

(Input Osc Frequency) *

[(0x7: 6~0) + 2]

REF High Time

Input OSC Period

REF Low Time

[(0x7: 6~0) + 1] * Input

OSC Period

Minimum OSC Divider

3 (0x7:6~0 = 000001)

Maximum OSC Divider

129 (0x7:6~0 = 111111)

RESERVED OSC Divider 0 (0x7:6~0 = 000000)

Pin 8

Pin 9

CS

CP

RS

Similar Part No. - ICS1523MLF

Manufacturer	Part #	Datasheet	Description
Integrated Circuit Syst...	ICS1523MLF	459Kb / 21P	Video Clock Synthesizer with I2C Programmable Delay
Integrated Circuit Syst...	ICS1523MLFT	459Kb / 21P	Video Clock Synthesizer with I2C Programmable Delay

More results

Similar Description - ICS1523MLF

Manufacturer	Part #	Datasheet	Description
Integrated Circuit Syst...	ICS1523	459Kb / 21P	Video Clock Synthesizer with I2C Programmable Delay
	ICS1527	625Kb / 11P	Video Clock Synthesizer
	ICS1526	611Kb / 11P	Video Clock Synthesizer
Hittite Microwave Corpo...	HMC988LP3E	1Mb / 22P	PROGRAMMABLE CLOCK DIVIDER AND DELAY
Texas Instruments	CDCEL824	1Mb / 33P	[Old version datasheet] Programmable 2-PLL Clock Synthesizer
Renesas Technology Corp	ICS680-01	363Kb / 10P	NETWORKING CLOCK SYNTHESIZER AND ZERO DELAY BUFFER REV H 051310
Integrated Circuit Syst...	ICS680-01	154Kb / 8P	Networking Clock Synthesizer and Zero Delay Buffer
PhaseLink Corporation	PLL102-108	165Kb / 10P	Programmable DDR Zero Delay Clock Driver
PhaseLink Corporation	PLL102-109	166Kb / 10P	Programmable DDR Zero Delay Clock Driver
ON Semiconductor	NB3N65027	176Kb / 7P	3.3V Programmable 3-PLL Clock Synthesizer June, 2011 ??Rev. 2

More results

ICS1523MLF Datasheet(PDF) 9 Page - Integrated Device Technology

ICS1523MLF Datasheet(HTML) 9 Page - Integrated Device Technology

Similar Part No. - ICS1523MLF

Similar Description - ICS1523MLF

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Datasheet Download

Link URL