Electronic Components Datasheet Search |
|
S-8232NPFT-T2-G Datasheet(PDF) 11 Page - Seiko Instruments Inc |
|
S-8232NPFT-T2-G Datasheet(HTML) 11 Page - Seiko Instruments Inc |
11 / 27 page BATTERY PROTECTION IC FOR 2-SERIAL-CELL PACK Rev.5.4_00 S-8232 Series Seiko Instruments Inc. 11 (7) Test Condition 7, Test Circuit 4 Set S1 = ON, S2 = OFF, V1 = V2 = 3.6 V and V3 = 0 V under normal condition. Increase V4 from 0 V gradually. The V4 voltage when I1 = 10 µA is the CO “H” voltage (VCO(H)). Set S1 = OFF, S2 = ON, V1 = V2 = 4.7, V3 = 0 V, and V5 = 9.4 V under over voltage condition. (V5) / I2 is the CO pin internal resistance (RCO(L)). (8) Test Condition 8, Test Circuit 5 Set V1 = V2 = 3.6 V, and V3 = 0 V under normal condition. Increase V1 from (VCU1 − 0.2 V) to (VCU1 + 0.2 V) immediately (within 10 µs). The time after V1 becomes (VCU1 + 0.2 V) until CO goes “L” is the overcharge detection delay time 1 (tCU1). Set V1 = V2 = 3.6 V, and V3 = 0 V under normal condition. Decrease V1 from (VDD1 + 0.2 V) to (VDD1 − 0.2 V) immediately (within 10 µs). The time after V1 becomes (VDD1 − 0.2 V) until DO goes “L” is the overdischarge detection delay time 1 (tDD1). (9) Test Condition 9, Test Circuit 5 Set V1 = V2 = 3.6 V, and V3 = 0 V under normal condition. Increase V2 from (VCU2 − 0.2 V) to (VCU2 + 0.2 V) immediately (within 10 µs). The time after V2 becomes (VCU2 + 0.2 V) until CO goes “L” is the overcharge detection delay time 2 (tCU2). Set V1 = V2 = 3.6 V, and V3 = 0 V under normal condition. Decrease V2 from (VDD2 + 0.2 V) to (VDD2 − 0.2 V) immediately (within 10 µs). The time after V2 becomes (VDD2 − 0.2 V) until DO goes “L” is the overdischarge detection delay time 2 (tDD2). (10) Test Condition 10, Test Circuit 5 Set V1 = V2 = 3.6 V, and V3 = 0 V under normal condition. Increase V3 from 0 V to 0.5 V immediately (within 10 µs). The time after V3 becomes 0.5 V until DO goes “L” is the overcurrent detection delay time 1 (tIOV1). (11) Test Condition 11, Test Circuit 6 Set V1 = V2 = 0 V, and V3 = 0 V, and increase V3 gradually. The V3 voltage when CO = “L” (VVM + 0.3 V or higher) is the 0 V charge starting voltage (V0CHA). (12) Test Condition 12, Test Circuit 6 Set V1 = 0 V, V2 = 3.6 V, and V3 = 12 V, and increase V1 gradually. The V1 voltage when CO = “H” (VVM + 0.3 V or higher) is the 0 V charge inhibiting voltage 1 (V0INH1). (13) Test Condition 13, Test Circuit 6 Set V1 = 3.6 V, V2 = 0 V, and V3 = 12 V, and increase V2 gradually. The V2 voltage when CO = “H” (VVM + 0.3 V or higher) is the 0 V charge inhibiting voltage 2 (V0INH2). |
Similar Part No. - S-8232NPFT-T2-G |
|
Similar Description - S-8232NPFT-T2-G |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |