Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ICS8432BYI-51 Datasheet(PDF) 2 Page - Integrated Device Technology

Part # ICS8432BYI-51
Description  700MHZ, CYRSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS8432BYI-51 Datasheet(HTML) 2 Page - Integrated Device Technology

  ICS8432BYI-51 Datasheet HTML 1Page - Integrated Device Technology ICS8432BYI-51 Datasheet HTML 2Page - Integrated Device Technology ICS8432BYI-51 Datasheet HTML 3Page - Integrated Device Technology ICS8432BYI-51 Datasheet HTML 4Page - Integrated Device Technology ICS8432BYI-51 Datasheet HTML 5Page - Integrated Device Technology ICS8432BYI-51 Datasheet HTML 6Page - Integrated Device Technology ICS8432BYI-51 Datasheet HTML 7Page - Integrated Device Technology ICS8432BYI-51 Datasheet HTML 8Page - Integrated Device Technology ICS8432BYI-51 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 20 page
background image
IDT/ ICS3.3V LVPECL FREQUENCY SYNTHESIZER
2
ICS8432BYI-51 REV. A SEPTEMBER 24, 2007
ICS8432I-51
700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
N output divider to a specific default state that will automatically
occur during power-up. The TEST output is LOW when operating
in the parallel input mode. The relationship between the VCO
frequency, the crystal frequency and the M divider is defined as
follows:
The M value and the required values of M0 through M8 are shown
in Table 3B, Programmable VCO Frequency Function Table.
Valid M values for which the PLL will achieve lock for a 25MHz
reference are defined as 10
≤ M ≤ 28. The frequency out is de-
fined as follows:
Serial operation occurs when nP_LOAD is HIGH and S_LOAD is
LOW. The shift register is loaded by sampling the S_DATA bits
with the rising edge of S_CLOCK. The contents of the shift reg-ister
are loaded into the M divider and N output divider when S_LOAD
transitions from LOW-to-HIGH. The M divide and N output divide
values are latched on the HIGH-to-LOW transition of S_LOAD. If
S_LOAD is held HIGH, data at the S_DATA input is passed directly
to the M divider and N output divider on each ris-ing edge of
S_CLOCK. The serial mode can be used to program the M and N
bits and test bits T1 and T0. The internal registers T0 and T1 deter-
mine the state of the TEST output as follows:
FUNCTIONAL DESCRIPTION
NOTE: The functional description that follows describes opera-
tion using a 25MHz crystal. Valid PLL loop divider values for dif-
ferent crystal or input frequencies are defined in the Input
Frequency Characteristics, Table 5, NOTE 1.
The ICS8432I-51 features a fully integrated PLL and therefore,
requires no external components for setting the loop bandwidth.
A fundamental crystal is used as the input to the on-chip oscilla-
tor. The output of the oscillator is fed into the phase detector.
A 25MHz crystal provides a 25MHz phase detector reference
frequency. The VCO of the PLL operates over a range of 250MHz
to 700MHz. The output of the M divider is also applied to the
phase detector.
The phase detector and the M divider force the VCO output fre-
quency to be M times the reference frequency by adjusting the
VCO control voltage. Note that for some values of M (either too high
or too low), the PLL will not achieve lock. The output of the VCO is
scaled by a divider prior to being sent to each of the LVPECL output
buffers. The divider provides a 50% output duty cycle.
The programmable features of the ICS8432I-51 support two in-
put modes to program the M divider and N output divider. The
two input operational modes are parallel and serial. Figure 1 shows
the timing diagram for each mode. In parallel mode, the nP_LOAD
input is initially LOW. The data on inputs M0 through M8 and N0
and N1 is passed directly to the M divider and N output divider.
On the LOW-to-HIGH transition of the nP_LOAD input, the data
is latched and the M divider remains loaded until the next LOW
transition on nP_LOAD or until a serial event occurs. As a result,
the M and N bits can be hardwired to set the M divider and
fVCO = fxtal x M
T1
T0
TEST Output
00
LOW
0
1
S_Data, Shift Register Input
1
0
Output of M divider
1
1
CMOS Fout
FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS
*NOTE: The NULL timing slot must be observed.
Time
SERIAL LOADING
PARALLEL LOADING
t
S
t
H
t
S
t
H
t
S
M, N
T1
T0
*NULL
N1
N0
M8
M7
M6
M5
M4
M3
M2
M1
M 0
FOUT = fVCO = fxtal x M
N
N
S_CLOCK
S_DATA
S_LOAD
nP_LOAD
M0:M8, N0:N1
nP_LOAD
S_LOAD


Similar Part No. - ICS8432BYI-51

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Syst...
ICS8432BYI-51 ICST-ICS8432BYI-51 Datasheet
150Kb / 16P
   700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
ICS8432BYI-51T ICST-ICS8432BYI-51T Datasheet
150Kb / 16P
   700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
More results

Similar Description - ICS8432BYI-51

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
ICS8432-51 IDT-ICS8432-51 Datasheet
237Kb / 21P
   700MHZ, CYRSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
logo
Renesas Technology Corp
ICS8432-51 RENESAS-ICS8432-51 Datasheet
461Kb / 22P
   700MHZ, CYRSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
NOVEMBER 13, 2012
logo
Integrated Device Techn...
ICS8432-101 IDT-ICS8432-101_07 Datasheet
384Kb / 20P
   700MHZ, DIFFERENTIAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
logo
Renesas Technology Corp
ICS8432-101 RENESAS-ICS8432-101 Datasheet
539Kb / 21P
   700MHZ, DIFFERENTIAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
APRIL 10, 2007
logo
Integrated Circuit Syst...
ICS8432-101 ICST-ICS8432-101 Datasheet
198Kb / 18P
   700MHZ, DIFFERENTIAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS8432I-101 ICST-ICS8432I-101 Datasheet
170Kb / 18P
   700MHZ, DIFFERENTIAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS8432-51 ICST-ICS8432-51 Datasheet
160Kb / 17P
   700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
ICS8432-51K ICST-ICS8432-51K Datasheet
227Kb / 16P
   700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
ICS8432I-51 ICST-ICS8432I-51 Datasheet
150Kb / 16P
   700MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
logo
Renesas Technology Corp
8432I-51 RENESAS-8432I-51 Datasheet
539Kb / 22P
   700MHz, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer
2019
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com