6 of 14
RF2461
Rev B6 DS060925
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
Package Drawing
QFN, 20-PIN, 4x4
Pin
Function
Description
Interface Schematic
15
IF2+
First differential output pin for the second mixer. Open collector. A current
combiner external network performs a differential to single-ended conver-
sion and sets the output impedance. A DC blocking cap must be present if
the IF filter input has a DC path to ground. Mixer (IF2+ and IF2-) needs to
“see” a differential impedance between 2k
Ω to 4kΩ.
16
VCC2
VCC pin for the LO buffer/bias circuitry.
17
LO IN
LO limiter input pin.
18
ENABLE
This pin is used to enable or disable the RF2461. A logic high (>2.0V)
enables the circuitry. A logic low (<1.0V) disables the circuitry.
19
IP SET
Controls the setting of the LNA current. A logic low (<1.0V) selects the
internal resistance (49.5k
Ω), resulting in an LNA current of 5mA. A logic
high (>2.0V) selects the external resistance at pin 8.
20
IF SEL
Determines which IF port is active. A logic low (<1.0V) activates IF1 and
deactivates IF2. A logic high (>2.0V) activates IF2 and deactivates IF1.
Mixers are identical. Either IF output may be used for CDMA or AMPS appli-
cations.
Pkg
Base
GND
Ground connection. The backside of the package should be soldered to a
top side ground pad which is connected to the ground plane with multiple
vias.
IF2-
IF2+
LO IN
ENABLE
IP SET
IF SEL
Dimensions in mm.
Note orientation of package.
12°
MAX
-C-
0.05
1.00
0.90
0.05 C
0.60
0.24 TYP
0.20
0.10
C AB
M
2
0.65
0.30
4 PLCS
2.10 SQ.
0.23
0.13
4 PLCS
0.50
0.75
0.50
NOTES:
Shaded lead is Pin 1.
1
Dimension applies to plated terminal:
to be measured between 0.02 mm and
0.25 mm from terminal end.
2
0.15 C A
2 PLCS
-A-
4.00
3.75
2 PLCS
0.15 C
4.00
0.15 C B
2 PLCS
-B-
3.75
2 PLCS
0.15 C
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
