Electronic Components Datasheet Search |
|
CY28341OC-3 Datasheet(PDF) 11 Page - SpectraLinear Inc |
|
CY28341OC-3 Datasheet(HTML) 11 Page - SpectraLinear Inc |
11 / 19 page CY28341-3 Rev 1.0, November 21, 2006 Page 11 of 19 Power-down Deassertion (K7 Mode) When deasserted PD# to high level, all clocks are enabled and start running on the rising edge of the next full period in order to guarantee a glitch free operation, no partial clock pulses. PCI 33MHz PD# REF 14.318MHz USB 48MHz DDRT 133MHz DDRC 133MHz AGP 66MHz CPUOD_C 133MHz CPUCS_C 133MHz CPUOD_T 133MHz CPUCS_T 133MHz Figure 4. Power-down Assertion Timing Waveform (In K7 Mode) PC I 3 3 M H z PD # CP UT 1 3 3 M H z CP UC 1 3 3 M H z AG P 6 6 M H z R E F 14.318 M H z U SB 4 8 M H z < 1 .5 m sec DDRT 1 3 3 M H z DDRC 1 3 3 M Hz Figure 5. Power-down Deassertion Timing Waveform (in K7 Mode) |
Similar Part No. - CY28341OC-3 |
|
Similar Description - CY28341OC-3 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |