Electronic Components Datasheet Search |
|
CY28405OC-3T Datasheet(PDF) 9 Page - SpectraLinear Inc |
|
CY28405OC-3T Datasheet(HTML) 9 Page - SpectraLinear Inc |
9 / 16 page CY28405-3 Rev 1.0, November 22, 2006 Page 9 of 16 PD# Deassertion The power-up latency between PD# rising to a valid logic ‘1’ level and the starting of all clocks is less than 3.0 ms. PD# 3V66, 66MHz USB, 48MHz PCI, 33MHz REF, 14.31818 SRCT 100MHz SRCC 100MHz CPUC, 133MHz CPUT, 133MHz Figure 3. Power-down Assertion Timing Waveforms REF, 14.31818 Tdrive_PW RDN# <300 S, >200mV PD# CPUC, 133MHz CPUT, 133MHz SRCC 100MHz 3V66, 66MHz USB, 48MHz PCI, 33MHz SRCT 100MHz Tstable <1.8nS Figure 4. Power-down Deassertion Timing Waveforms |
Similar Part No. - CY28405OC-3T |
|
Similar Description - CY28405OC-3T |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |