 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CY28412 Datasheet(PDF) 10 Page - SpectraLinear Inc |
|
||||||||||||||||||||||||||||||
CY28412 Datasheet(HTML) 10 Page - SpectraLinear Inc |
|
|
10 / 16 page  CY28412 Rev 1.0, November 20, 2006 Page 10 of 16 Below is an example showing the relationship of clocks coming up. Figure 4. Power-down Deassertion Timing Waveform DOT96C PD CPUC, 133MHz CPUT, 133MHz SRCC 100MHz USB, 48MHz DOT96T SRCT 100MHz Tstable <1.8ms PCI, 33MHz REF Tdrive_PWRDN# <300 S, >200mV FS_A, FS_B,FS_C VTT_PW RGD# PW RGD_VRM VDD Clock Gen Clock State Clock Outputs Clock VCO 0.2-0.3mS Delay State 0 State 2 State 3 Wait for VTT_PW RGD# Sample Sels Off Off On On State 1 Device is not affected, VTT_PW RGD# is ignored Figure 5. VTT_PWRGD# Timing Diagram VTT_PW R G D# = Low Delay > 0.25m S S1 Power O ff S0 V D D _A = 2.0V Sam ple Inputs straps S2 Norm al O peration W ait for <1.8m s Enable O utputs S3 VTT_PW RG D # = toggle VD D_A = off Figure 6. Clock Generator Power-up/Run State Diagram |
Similar Part No. - CY28412 |
|
Similar Description - CY28412 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
