Electronic Components Datasheet Search |
|
DS1374C-3- Datasheet(PDF) 5 Page - Maxim Integrated Products |
|
DS1374C-3- Datasheet(HTML) 5 Page - Maxim Integrated Products |
5 / 17 page I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output _____________________________________________________________________ 5 POWER-UP/POWER-DOWN CHARACTERISTICS (TA = -40°C to +85°C) (Figure 3) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS VCC Detect to Recognize Inputs (VCC Rising) tRPU (Note 23) 250 ms VCC Fall Time; VPF(MAX) to VPF(MIN) tF 300 µs VCC Rise Time; VPF(MIN) to VPF(MAX) tR 0µs WARNING: Under no circumstances are negative undershoots, of any amplitude, allowed when the device is in write protection. Note 1: Limits at -40°C are guaranteed by design and not production tested. Note 2: All voltages are referenced to ground. Note 3: VBACKUP should not exceed VCC MAX or 3.7V, whichever is greater. Note 4: The use of the 250 Ω trickle-charge resistor is not allowed at VCC > 3.63V and should not be enabled. Note 5: Measured at VCC = typ, VBACKUP = 0V, register 09h = A5h. Note 6: Measured at VCC = typ, VBACKUP = 0V, register 09h = A6h. Note 7: Measured at VCC = typ, VBACKUP = 0V, register 09h = A7h. Note 8: SCL only. Note 9: SDA and SQW and INT. Note 10: The RST pin has an internal 50k Ω pullup resistor to VCC. Note 11: Trickle charger disabled. Note 12: ICCA—SCL clocking at max frequency = 400kHz. Note 13: Specified with I2C bus inactive. Note 14: Measured with a 32.768kHz crystal attached to the X1 and X2 pins. Note 15: WDSTR = 1. BBSQW = 1 is required for operation when VCC is below the power-fail trip point (or absent). Note 16: CB—total capacitance of one bus line in pF. Note 17: After this period, the first clock pulse is generated. Note 18: The maximum tHD:DAT only has to be met if the device does not stretch the low period (tLOW) of the SCL signal. Note 19: A device must internally provide a hold time of at least 300ns for the SDA signal (referred to as the VIHMIN of the SCL sig- nal) to bridge the undefined region of the falling edge of SCL. Note 20: A fast-mode device can be used in a standard-mode system, but the requirement tSU:DAT ≥ to 250ns must be met. This is automatically the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line tR max + tSU:DAT = 1000 + 250 = 1250ns before the SCL line is released. Note 21: Guaranteed by design. Not production tested. Note 22: The parameter tOSF is the period of time the oscillator must be stopped for the OSF flag to be set over the voltage range of 0V ≤ VCC ≤ VCC MAX and 1.3V ≤ VBACKUP ≤ 3.7V. Note 23: This delay applies only if the oscillator is enabled and running. If the EOSC bit is 1, the startup time of the oscillator is added to this delay. |
Similar Part No. - DS1374C-3- |
|
Similar Description - DS1374C-3- |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |