Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1472BV25-167AXC Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY7C1472BV25-167AXC
Description  72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1472BV25-167AXC Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY7C1472BV25-167AXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1472BV25-167AXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1472BV25-167AXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1472BV25-167AXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1472BV25-167AXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1472BV25-167AXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1472BV25-167AXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1472BV25-167AXC Datasheet HTML 13Page - Cypress Semiconductor CY7C1472BV25-167AXC Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 29 page
background image
CY7C1470BV25
CY7C1472BV25, CY7C1474BV25
Document #: 001-15032 Rev. *D
Page 10 of 29
Table 4. Truth Table
The truth table for CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 follows. [1, 2, 3, 4, 5, 6, 7]
Operation
Address
Used
CE
ZZ
ADV/LD
WE
BWx
OE
CEN
CLK
DQ
Deselect Cycle
None
H
L
L
X
X
X
L
L-H
Tri-State
Continue Deselect Cycle
None
X
L
H
X
X
X
L
L-H
Tri-State
Read Cycle
(Begin Burst)
External
L
L
L
H
X
L
L
L-H
Data Out (Q)
Read Cycle
(Continue Burst)
Next
X
L
H
X
X
L
L
L-H
Data Out (Q)
NOP/Dummy Read
(Begin Burst)
External
L
L
L
H
X
H
L
L-H
Tri-State
Dummy Read
(Continue Burst)
Next
X
L
H
X
X
H
L
L-H
Tri-State
Write Cycle
(Begin Burst)
External
L
L
L
L
L
X
L
L-H
Data In (D)
Write Cycle
(Continue Burst)
Next
X
L
H
X
L
X
L
L-H
Data In (D)
NOP/Write Abort
(Begin Burst)
None
L
L
L
L
H
X
L
L-H
Tri-State
Write Abort
(Continue Burst)
Next
X
L
H
X
H
X
L
L-H
Tri-State
Ignore Clock Edge (Stall)
Current
X
L
X
X
X
X
H
L-H
Sleep Mode
None
X
H
X
X
X
X
X
X
Tri-State
Notes
1. X = “Don't Care”, H = Logic HIGH, L = Logic LOW, CE stands for ALL Chip Enables active. BWx = L signifies at least one Byte Write Select is active, BWx = Valid
signifies that the desired Byte Write Selects are asserted, see “Partial Write Cycle Description” on page 11 for details.
2. Write is defined by WE and BW[a:d]. See “Partial Write Cycle Description” on page 11 for details.
3. When a write cycle is detected, all IOs are tri-stated, even during Byte Writes.
4. The DQ and DQP pins are controlled by the current cycle and the OE signal.
5. CEN = H inserts wait states.
6. Device powers up deselected with the IOs in a tri-state condition, regardless of OE.
7. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles.During a Read cycle DQs and DQP[a:d] = tri-state when OE is
inactive or when the device is deselected, and DQs = data when OE is active.
[+] Feedback


Similar Part No. - CY7C1472BV25-167AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1472BV25-167AXC CYPRESS-CY7C1472BV25-167AXC Datasheet
890Kb / 29P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
More results

Similar Description - CY7C1472BV25-167AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1474V25 CYPRESS-CY7C1474V25 Datasheet
382Kb / 27P
   72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
CY7C1470V33 CYPRESS-CY7C1470V33_06 Datasheet
520Kb / 29P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
CY7C1470V25 CYPRESS-CY7C1470V25_06 Datasheet
517Kb / 28P
   72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture
CY7C1470BV33 CYPRESS-CY7C1470BV33 Datasheet
902Kb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture
CY7C1474V33 CYPRESS-CY7C1474V33 Datasheet
378Kb / 28P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture
CY7C1470BV25 CYPRESS-CY7C1470BV25_09 Datasheet
890Kb / 29P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
CY7C1471V33 CYPRESS-CY7C1471V33_07 Datasheet
1Mb / 32P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1471V25 CYPRESS-CY7C1471V25 Datasheet
373Kb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture
CY7C1460AV33 CYPRESS-CY7C1460AV33 Datasheet
395Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
CY7C1460AV25 CYPRESS-CY7C1460AV25_06 Datasheet
511Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com