Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1445AV25-167BZXI Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C1445AV25-167BZXI
Description  36-Mbit (1M x 36/2M x 18) Pipelined DCD Sync SRAM
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1445AV25-167BZXI Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1445AV25-167BZXI Datasheet HTML 3Page - Cypress Semiconductor CY7C1445AV25-167BZXI Datasheet HTML 4Page - Cypress Semiconductor CY7C1445AV25-167BZXI Datasheet HTML 5Page - Cypress Semiconductor CY7C1445AV25-167BZXI Datasheet HTML 6Page - Cypress Semiconductor CY7C1445AV25-167BZXI Datasheet HTML 7Page - Cypress Semiconductor CY7C1445AV25-167BZXI Datasheet HTML 8Page - Cypress Semiconductor CY7C1445AV25-167BZXI Datasheet HTML 9Page - Cypress Semiconductor CY7C1445AV25-167BZXI Datasheet HTML 10Page - Cypress Semiconductor CY7C1445AV25-167BZXI Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 26 page
background image
CY7C1444AV25
CY7C1445AV25
Document #: 38-05351 Rev. *E
Page 7 of 26
byte(s). ADSC triggered write accesses require a single clock
cycle to complete. The address presented is loaded into the
address register and the address advancement logic while
being delivered to the memory core. The ADV input is ignored
during this cycle. If a global write is conducted, the data
presented to the DQX is written into the corresponding address
location in the memory core. If a byte write is conducted, only
the selected bytes are written. Bytes not selected during a byte
write operation will remain unaltered. A synchronous
self-timed write mechanism has been provided to simplify the
write operations.
Because the CY7C1444AV25/CY7C1445AV25 is a common
I/O device, the Output Enable (OE) must be deasserted HIGH
before presenting data to the DQX inputs. Doing so will tri-state
the output drivers. As a safety precaution, DQX are automati-
cally tri-stated whenever a write cycle is detected, regardless
of the state of OE.
Burst Sequences
The CY7C1444AV25/CY7C1445AV25 provides a two-bit
wraparound counter, fed by A[1:0], that implements either an
interleaved or linear burst sequence. The interleaved burst
sequence is designed specifically to support Intel Pentium
applications. The linear burst sequence is designed to support
processors that follow a linear burst sequence. The burst
sequence is user selectable through the MODE input. Both
read and write burst operations are supported.
Asserting ADV LOW at clock rise will automatically increment
the burst counter to the next address in the burst sequence.
Both read and write burst operations are supported.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the “sleep” mode. CEs, ADSP, and ADSC must remain
inactive for the duration of tZZREC after the ZZ input returns
LOW.
Interleaved Burst Address Table
(MODE = Floating or VDD)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Address Table (MODE = GND)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
ZZ Mode Electrical Characteristics
Parameter
Description
Test Conditions
Min.
Max.
Unit
IDDZZ
Sleep mode standby current
ZZ > VDD – 0.2V
100
mA
tZZS
Device operation to ZZ
ZZ > VDD – 0.2V
2tCYC
ns
tZZREC
ZZ recovery time
ZZ < 0.2V
2tCYC
ns
tZZI
ZZ Active to sleep current
This parameter is sampled
2tCYC
ns
tRZZI
ZZ Inactive to exit sleep current
This parameter is sampled
0
ns


Similar Part No. - CY7C1445AV25-167BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1445AV33 CYPRESS-CY7C1445AV33 Datasheet
792Kb / 28P
   36-Mbit (1 M 횞 36/2 M 횞 18) Pipelined DCD Sync SRAM 3.3 V core power supply
CY7C1445AV33 CYPRESS-CY7C1445AV33 Datasheet
784Kb / 29P
   36-Mbit (1 M x 36/2 M x 18) Pipelined DCD Sync SRAM
CY7C1445AV33-167AXC CYPRESS-CY7C1445AV33-167AXC Datasheet
479Kb / 26P
   36-Mbit (1M x 36/2Mx 18) Pipelined DCD Sync SRAM
CY7C1445AV33-167AXI CYPRESS-CY7C1445AV33-167AXI Datasheet
479Kb / 26P
   36-Mbit (1M x 36/2Mx 18) Pipelined DCD Sync SRAM
CY7C1445AV33-167BZC CYPRESS-CY7C1445AV33-167BZC Datasheet
479Kb / 26P
   36-Mbit (1M x 36/2Mx 18) Pipelined DCD Sync SRAM
More results

Similar Description - CY7C1445AV25-167BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1444AV33 CYPRESS-CY7C1444AV33 Datasheet
479Kb / 26P
   36-Mbit (1M x 36/2Mx 18) Pipelined DCD Sync SRAM
CY7C1386DV25 CYPRESS-CY7C1386DV25 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined DCD Sync SRAM
CY7C1484V25 CYPRESS-CY7C1484V25 Datasheet
1Mb / 26P
   72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1444KV33 CYPRESS-CY7C1444KV33 Datasheet
1Mb / 22P
   36-Mbit (1M 횞 36/2M 횞 18) Pipelined DCD Sync SRAM
CY7C1484V33 CYPRESS-CY7C1484V33_07 Datasheet
1Mb / 26P
   72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1440AV33 CYPRESS-CY7C1440AV33_06 Datasheet
581Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33 CYPRESS-CY7C1440AV33 Datasheet
392Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV25 CYPRESS-CY7C1440AV25 Datasheet
524Kb / 32P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1386C CYPRESS-CY7C1386C Datasheet
554Kb / 34P
   18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM
CY7C1386D CYPRESS-CY7C1386D_07 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com