8 / 22 page
CY7C4255
CY7C4265
Document #: 38-06004 Rev. *C
Page 8 of 22
Reset Timing[16]
First Data Word Latency after Reset with Simultaneous Read and Write
Notes:
16. The clocks (RCLK, WCLK) can be free-running during reset.
17. After reset, the outputs will be LOW if OE = 0 and three-state if OE = 1.
18. When tSKEW2 > minimum specification, tFRL (maximum) = tCLK + tSKEW2. When tSKEW2 < minimum specification, tFRL (maximum) = either 2*tCLK + tSKEW2 or
tCLK + tSKEW2. The Latency Timing applies only at the Empty Boundary (EF = LOW).
19. The first word is available the cycle after EF goes HIGH, always.
Switching Waveforms (continued)
tRS
tRSR
Q0–Q17
RS
tRSF
tRSF
tRSF
OE = 1
OE = 0
REN,WEN,
LD
EF,PAE
FF,PAF,
HF
[17]
D0 (FIRSTVALIDWRITE)
tSKEW2
WEN
WCLK
Q0 –Q17
EF
REN
OE
tOE
tENS
tOLZ
tDS
RCLK
tREF
tA
tFRL
D1
D2
D3
D4
D0
D1
D0 –D17
tA
[18]
[19]
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
