Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1525AV18-200BZI Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY7C1525AV18-200BZI
Description  72-Mbit QDR??II SRAM 2-Word Burst Architecture
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1525AV18-200BZI Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY7C1525AV18-200BZI Datasheet HTML 4Page - Cypress Semiconductor CY7C1525AV18-200BZI Datasheet HTML 5Page - Cypress Semiconductor CY7C1525AV18-200BZI Datasheet HTML 6Page - Cypress Semiconductor CY7C1525AV18-200BZI Datasheet HTML 7Page - Cypress Semiconductor CY7C1525AV18-200BZI Datasheet HTML 8Page - Cypress Semiconductor CY7C1525AV18-200BZI Datasheet HTML 9Page - Cypress Semiconductor CY7C1525AV18-200BZI Datasheet HTML 10Page - Cypress Semiconductor CY7C1525AV18-200BZI Datasheet HTML 11Page - Cypress Semiconductor CY7C1525AV18-200BZI Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
CY7C1510AV18, CY7C1525AV18
CY7C1512AV18, CY7C1514AV18
Document #: 001-06984 Rev. *C
Page 8 of 28
Functional Overview
The CY7C1510AV18, CY7C1525AV18, CY7C1512AV18, and
CY7C1514AV18 are synchronous pipelined Burst SRAMs with a
read port and a write port. The read port is dedicated to read
operations and the write port is dedicated to write operations.
Data flows into the SRAM through the write port and flows out
through the read port. These devices multiplex the address
inputs to minimize the number of address pins required. By
having separate read and write ports, the QDR-II completely
eliminates the need to turn-around the data bus and avoids any
possible data contention, thereby simplifying system design.
Each access consists of two 8-bit data transfers in the case of
CY7C1510AV18, two 9-bit data transfers in the case of
CY7C1525AV18, two 18-bit data transfers in the case of
CY7C1512AV18, and two 36-bit data transfers in the case of
CY7C1514AV18 in one clock cycle.
This device operates with a read latency of one and half cycles
when DOFF pin is tied HIGH. When DOFF pin is set LOW or
connected to VSS then the device behaves in QDR-I mode with
a read latency of one clock cycle.
Accesses for both ports are initiated on the rising edge of the
positive input clock (K). All synchronous input timing is refer-
enced from the rising edge of the input clocks (K and K) and all
output timing is referenced to the output clocks (C and C, or K
and K when in single clock mode).
All synchronous data inputs (D[x:0]) pass through input registers
controlled by the input clocks (K and K). All synchronous data
outputs (Q[x:0]) pass through output registers controlled by the
rising edge of the output clocks (C and C, or K and K when in
single clock mode).
All synchronous control (RPS, WPS, BWS[x:0]) inputs pass
through input registers controlled by the rising edge of the input
clocks (K and K).
CY7C1512AV18 is described in the following sections. The same
basic descriptions apply to CY7C1510AV18, CY7C1525AV18,
and CY7C1514AV18.
Read Operations
The CY7C1512AV18 is organized internally as two arrays of 2M
x 18. Accesses are completed in a burst of two sequential 18-bit
data words. Read operations are initiated by asserting RPS
active at the rising edge of the positive input clock (K). The
address is latched on the rising edge of the K clock. The address
presented to the address inputs is stored in the read address
register. Following the next K clock rise, the corresponding
lowest order 18-bit word of data is driven onto the Q[17:0] using
C as the output timing reference. On the subsequent rising edge
of C, the next 18-bit data word is driven onto the Q[17:0]. The
requested data is valid 0.45 ns from the rising edge of the output
clock (C and C or K and K when in single clock mode).
Synchronous internal circuitry automatically tri-states the outputs
following the next rising edge of the output clocks (C/C). This
enables for a seamless transition between devices without the
insertion of wait states in a depth expanded memory.
Write Operations
Write operations are initiated by asserting WPS active at the
rising edge of the positive input clock (K). On the same K clock
rise the data presented to D[17:0] is latched and stored into the
lower 18-bit write data register, provided BWS[1:0] are both
asserted active. On the subsequent rising edge of the negative
input clock (K), the address is latched and the information
presented to D[17:0] is also stored into the write data register,
provided BWS[1:0] are both asserted active. The 36 bits of data
are then written into the memory array at the specified location.
When deselected, the write port ignores all inputs after the
pending write operations have been completed.
Byte Write Operations
Byte write operations are supported by the CY7C1512AV18. A
write operation is initiated as described in the Write Operations
section. The bytes that are written are determined by BWS0 and
BWS1, which are sampled with each set of 18-bit data words.
Asserting the appropriate Byte Write Select input during the data
portion of a write latches the data being presented and writes it
into the device. Deasserting the Byte write select input during the
data portion of a write enables the data stored in the device for
that byte to remain unaltered. This feature can be used to
simplify read, modify, or write operations to a byte write
operation.
Single Clock Mode
The CY7C1510AV18 can be used with a single clock that
controls both the input and output registers. In this mode the
device recognizes only a single pair of input clocks (K and K) that
control both the input and output registers. This operation is
identical to the operation if the device had zero skew between
the K/K and C/C clocks. All timing parameters remain the same
in this mode. To use this mode of operation, the user must tie C
and C HIGH at power on. This function is a strap option and not
alterable during device operation.
Concurrent Transactions
The read and write ports on the CY7C1512AV18 operate
completely independently of one another. As each port latches
the address inputs on different clock edges, the user can read or
write to any location, regardless of the transaction on the other
port. The user can start reads and writes in the same clock cycle.
If the ports access the same location at the same time, the SRAM
delivers the most recent information associated with the
specified address location. This includes forwarding data from a
write cycle that was initiated on the previous K clock rise.
Depth Expansion
The CY7C1512AV18 has a port select input for each port. This
enables for easy depth expansion. Both port selects are sampled
on the rising edge of the positive input clock only (K). Each port
select input can deselect the specified port. Deselecting a port
does not affect the other port. All pending transactions (read and
write) are completed before the device is deselected.
Programmable Impedance
An external resistor, RQ, must be connected between the ZQ pin
on the SRAM and VSS to enable the SRAM to adjust its output
driver impedance. The value of RQ must be 5X the value of the
intended line impedance driven by the SRAM. The allowable
range of RQ to guarantee impedance matching with a tolerance
of ±15% is between 175
Ω and 350Ω, with V
DDQ =1.5V. The
output impedance is adjusted every 1024 cycles upon power up
to account for drifts in supply voltage and temperature.
[+] Feedback


Similar Part No. - CY7C1525AV18-200BZI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1525AV18-200BZI CYPRESS-CY7C1525AV18-200BZI Datasheet
1Mb / 26P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1525AV18-200BZI CYPRESS-CY7C1525AV18-200BZI Datasheet
711Kb / 28P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1525AV18-200BZI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1510KV18 CYPRESS-CY7C1510KV18_09 Datasheet
836Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510JV18 CYPRESS-CY7C1510JV18_09 Datasheet
654Kb / 26P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1512KV18 CYPRESS-CY7C1512KV18 Datasheet
814Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18_06 Datasheet
494Kb / 27P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18_09 Datasheet
711Kb / 28P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18 Datasheet
369Kb / 24P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18 Datasheet
1Mb / 26P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510JV18 CYPRESS-CY7C1510JV18 Datasheet
628Kb / 26P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18_09 Datasheet
675Kb / 29P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1511KV18 CYPRESS-CY7C1511KV18_09 Datasheet
837Kb / 31P
   72-Mbit QDR II SRAM 4-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com