Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C4201-15JC Datasheet(PDF) 2 Page - Cypress Semiconductor

Part # CY7C4201-15JC
Description  64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C4201-15JC Datasheet(HTML) 2 Page - Cypress Semiconductor

  CY7C4201-15JC Datasheet HTML 1Page - Cypress Semiconductor CY7C4201-15JC Datasheet HTML 2Page - Cypress Semiconductor CY7C4201-15JC Datasheet HTML 3Page - Cypress Semiconductor CY7C4201-15JC Datasheet HTML 4Page - Cypress Semiconductor CY7C4201-15JC Datasheet HTML 5Page - Cypress Semiconductor CY7C4201-15JC Datasheet HTML 6Page - Cypress Semiconductor CY7C4201-15JC Datasheet HTML 7Page - Cypress Semiconductor CY7C4201-15JC Datasheet HTML 8Page - Cypress Semiconductor CY7C4201-15JC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 19 page
background image
CY7C4421/4201/4211/4221
CY7C4231/4241/4251
Document #: 38-06016 Rev. *C
Page 2 of 19
Selection Guide
-10
-15
-25
Unit
Maximum Frequency
100
66.7
40
MHz
Maximum Access Time
8
10
15
ns
Minimum Cycle Time
10
15
25
ns
Minimum Data or Enable Set-up
3
4
6
ns
Minimum Data or Enable Hold
0.5
1
1
ns
Maximum Flag Delay
8
10
15
ns
Active Power Supply Current
Commercial
35
35
35
ICC1
Industrial
40
40
40
CY7C4421
CY7C4201
CY7C4211
CY7C4221
CY7C4231
CY7C4241
CY7C4251
Density
64 × 9
256 × 9
512 × 9
1K × 9
2K × 9
4K × 9
8K × 9
Pin Definitions
Pin
Name
I/O
Description
D0–8
Data Inputs
I
Data Inputs for 9-bit Bus
Q0–8
Data Outputs
O Data Outputs for 9-bit Bus
WEN1
Write Enable 1
I
The only Write enable to have programmable flags when device is configured. Data is
written on a LOW-to-HIGH transition of WCLK when WEN1 is asserted and FF is HIGH.
If the FIFO is configured to have two Write enables, data is written on a LOW-to-HIGH
transition of WCLK when WEN1 is LOW and WEN2/LD and FF are HIGH.
WEN2/LD Dual
Mode Pin
Write Enable 2
I
If HIGH at reset, this pin operates as a second Write enable. If LOW at reset, this pin
operates as a control to Write or Read the programmable flag offsets. WEN1 must be
LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into
the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags,
WEN2/LD is held LOW to write or read the programmable flag offsets.
Load
I
REN1, REN2
Read Enable
Inputs
I
Enables Device for Read Operation
WCLK
Write Clock
I
The rising edge clocks data into the FIFO when WEN1 is LOW, WEN2/LD is HIGH, and
the FIFO is not Full. When LD is asserted, WCLK writes data into the programmable
flag-offset register.
RCLK
Read Clock
I
The rising edge clocks data out of the FIFO when REN1 and REN2 are LOW and the
FIFO is not Empty. When WEN2/LD is LOW, RCLK reads data out of the programmable
flag-offset register.
EF
Empty Flag
O When EF is LOW, the FIFO is empty. EF is synchronized to RCLK.
FF
Full Flag
O When FF is LOW, the FIFO is full. FF is synchronized to WCLK.
PAE
Programmable
Almost Empty
O When PAE is LOW, the FIFO is almost empty based on the almost empty offset value
programmed into the FIFO.
PAF
Programmable
Almost Full
O When PAF is LOW, the FIFO is almost full based on the almost full offset value
programmed into the FIFO.
RS
Reset
I
Resets device to empty condition. A reset is required before an initial Read or Write
operation after power-up.
OE
Output Enable
I
When OE is LOW, the FIFO’s data outputs drive the bus to which they are connected.
If OE is HIGH, the FIFO’s outputs are in High-Z (high-impedance) state.


Similar Part No. - CY7C4201-15JC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C4201-15JC CYPRESS-CY7C4201-15JC Datasheet
411Kb / 18P
   64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
More results

Similar Description - CY7C4201-15JC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C4201 CYPRESS-CY7C4201 Datasheet
411Kb / 18P
   64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
CY7C4421V CYPRESS-CY7C4421V_05 Datasheet
520Kb / 18P
   Low-Voltage 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
CY7C4421V CYPRESS-CY7C4421V Datasheet
263Kb / 17P
   Low-Voltage 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
logo
AverLogic Technologies ...
AL4CS211 AVERLOGIC-AL4CS211_1 Datasheet
35Kb / 2P
   512, 1K, 2K, 4K, 8K x 9 Synchronous FIFOs
AL4CE211 AVERLOGIC-AL4CE211 Datasheet
34Kb / 2P
   512, 1K, 2K, 4K, 8K x 9 Advanced Synchronous FIFOs
logo
Cypress Semiconductor
CY7C4205 CYPRESS-CY7C4205 Datasheet
411Kb / 25P
   64, 256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs
logo
AverLogic Technologies ...
AL4CA01 AVERLOGIC-AL4CA01 Datasheet
74Kb / 2P
   512/ 1K/ 2K/ 4K/ 8K x 9 Asynchronous FIFOs
AL4CS205 AVERLOGIC-AL4CS205 Datasheet
35Kb / 2P
   256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs
AL4CE205 AVERLOGIC-AL4CE205 Datasheet
35Kb / 2P
   256, 512, 1K, 2K, 4K x 18 Advanced Synchronous FIFOs
logo
Cypress Semiconductor
CY7C4225V CYPRESS-CY7C4225V Datasheet
562Kb / 20P
   64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com