200-MHz Spread Spectrum Clock
Synthesizer/Driver
W320-03
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
, CA 95134
•
408-943-2600
Document #: 38-07248 Rev. *C
Revised June 28, 2005
Features
• Compliant with Intel® CK-Titan Clock Synthe-
sizer/Driver Specifications
• Multiple output clocks at different frequencies
• Three pairs of differential CPU outputs, up to 200 MHz
• Ten synchronous PCI clocks, three free-running
• Six 3V66 clocks
• Two 48-MHz clocks
• One reference clock at 14.318 MHz
• One VCH clock
• Spread Spectrum clocking (down spread)
• Power-down features (PCI_STOP#, CPU_STOP#
PWR_DWN#)
• Three Select inputs (Mode select & IC Frequency
Select)
• OE and Test Mode support
• 56-pin SSOP package and 56-pin TSSOP package
Benefits
• Supports next-generation Pentium® processors using
differential clock drivers
• Motherboard clock generator
• Support Multiple CPUs and a chipset
• Support for PCI slots and chipset
• Supports AGP, DRCG reference and Hub Link
• Supports USB host controller and graphic controller
• Supports ISA slots and I/O chip
• Enables reduction of electromagnetic interference
(EMI) and overall system cost
• Enables ACPI-compliant designs
• Supports up to four CPU clock frequencies
• Enables ATE and “bed of nails” testing
• Widely available, standard package enables lower cost
Logic Block Diagram
SSOP & TSSOP
Top View
1
2
3
4
5
6
7
8
9
10
11
12
33
32
31
30
29
36
35
VDD_REF
34
13
14
15
16
17
18
19
20
21
22
23
24
45
44
43
42
41
37
38
39
40
48
47
46
XTAL_IN
XTAL_OUT
GND_REF
25
26
27
28
49
52
51
50
53
56
55
54
PCI0
PCI5
66BUFF2/3V66_4
GND_3V66
PCI_STOP#
S2
GND_CPU
CPU_STOP#
PCI_F2
GND_PCI
GND_3V66
VDD_CORE
VDD_ 48 MHz
MULT0
VDD_CPU
REF
PCI_F0
PCI_F1
VDD_PCI
GND_PCI
PCI1
PCI2
PCI3
VDD_PCI
PCI4
PCI6
VDD_3V66
66BUFF0/3V66_2
66BUFF1/3V66_3
66IN/3V66_5
PWR_DWN#
3V66_0
VDD_3V66
3V66_1/VCH
GND_ 48 MHz
DOT
USB
GND_IREF
IREF
CPU#2
CPU2
VDD_CPU
CPU#1
CPU1
CPU#0
CPU0
S0
S1
GND_CORE
PWR_GD#
SCLK
SDATA
Pin Configurations
VDD_REF
CPU0:2
CPU#0:2
PCI_F0:2
XTAL
PLL Ref Freq
X2
X1
REF
VDD_PCI
USB (48MHz)
VCH_CLK/ 3V66_1
OSC
VDD_CPU
CPU_STOP#
SCLK
PCI0:6
PCI_STOP#
Stop
Clock
Control
Stop
Clock
Control
PLL 1
SMBus
Logic
DOT (48MHz)
PWR_DWN#
S0:2
VDD_48MHz
SDATA
VDD_3V66
3V66_0
3V66_2:4/
Divider
Network
3V66_5/ 66IN
PWR
PWR
PWR
PWR
PWR
PLL 2
PWR
66BUFF0:2
Gate
PWR_GD#
/2
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
