Electronic Components Datasheet Search |
|
TLV1578IDA Datasheet(PDF) 11 Page - Texas Instruments |
|
|
TLV1578IDA Datasheet(HTML) 11 Page - Texas Instruments |
11 / 33 page internal clock In single channel input mode, with CS low and WR low, data is written into the ADC. The sampling begins at the falling edge of CSTART, and conversion begins at the rising edge of CSTART. The internal clock turns on at the rising edge of CSTART. The internal clock is disabled after each conversion. OR Auto Power Down CS WR CSTART INTCLK RD D[0:9] INT EOC Config Data ADC Data ADC Data t su(CSL_WRL) t h(WRH_CSH) t d(CSH_CSTARTL) t(sample) (Channel 0) (see Note A) t su(DAV_WRH) th(WRH_DAV) tc t su(CSL_RDL) th(RDH_CSH) t en(RDL_DAV) t dis(RDH_DAV) tc t su(CSL_RDL) t en(RDL_DAV) t (STARTOSC) t (STARTOSC) 9 10 1 0 Auto Power Down tc (Channel 1) (see Note A) t d(EOC_RDL) NOTE A: AIN for TLV1571; channels sweep according to register settings. Figure 5. Multichannel Input Mode Conversion – Hardware CSTART, Internal Clock |
Similar Part No. - TLV1578IDA |
|
Similar Description - TLV1578IDA |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |