Electronic Components Datasheet Search |
|
MAX1219ECQ Datasheet(PDF) 4 Page - Maxim Integrated Products |
|
MAX1219ECQ Datasheet(HTML) 4 Page - Maxim Integrated Products |
4 / 21 page 1.8V, Dual, 12-Bit, 210Msps ADC for Broadband Applications 4 _______________________________________________________________________________________ DC ELECTRICAL CHARACTERISTICS (continued) (AVCC = OVCC = +1.8V, AGND = OGND = 0, fSAMPLE = 210MHz, differential input and differential sine-wave clock signal, 0.1µF capacitors on REFA and REFB, internal reference, digital output differential RL = 100 Ω, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS CHANNEL CROSSTALK AND CHANNEL MATCHING SPECIFICATIONS Channel Isolation fIN = 200MHz, AIN = -1dBFS 90 dB LVCMOS LOGIC INPUTS (CLKDIV, T/BA, T/BB) Input High Voltage VIH 0.8 x OVCC V Input Low Voltage VIL 0.2 x OVCC V Input Capacitance 2pF LVDS DIGITAL OUTPUTS (DA0P/N–DA11P/N, DB0P/N–DB11P/N, ORAP/N, ORBP/N, DCOP/N) Differential Output Voltage |VOD| 225 490 mV Output Offset Voltage VOS 1.125 1.310 V OUTPUT TIMING CHARACTERISTICS CLK to Data Propagation Delay tPDL Figure 5 (Note 3) 1.7 ns CLK to DCO Propagation Delay tCPDL Figure 5 (Note 3) 3.7 ns DCO to Data Propagation Delay tPDL - tCPDL (Note 3) 2.3 2.7 3.1 ns LVDS Output Rise Time tRL 20% to 80%, CL = 5pF 350 ns LVDS Output Fall Time tFL 20% to 80%, CL = 5pF 350 ns Output Data Pipeline Delay tLATENCY Figure 5 11 Clock Cycles POWER REQUIREMENTS Analog Supply Voltage Range AVCC 1.71 1.8 1.89 V Output Supply Voltage Range OVCC 1.71 1.8 1.89 V Analog Supply Current IAVCC fIN = 10MHz 760 900 mA Output Supply Current IOVCC fIN = 10MHz 120 160 mA Analog Power Dissipation PDISS fIN = 10MHz 1.6 1.908 W Power-Supply Rejection Ratio PSRR TA = +25°C (Note 5) 5 mV/V Note 1: Values at TA = +25°C to +85°C are guaranteed by production test. Values at TA < +25°C are guaranteed by design and characterization. Note 2: Static linearity and offset parameters are computed from a best-fit straight line through the code transition points. The full-scale range (FSR) is defined as 4095 x slope of the line. Note 3: Parameter guaranteed by design and characterization; TA = -40°C to +85°C. Note 4: ENOB and SINAD are computed from a curve fit. Note 5: PSRR is measured with the analog and output supplies connected to the same potential. |
Similar Part No. - MAX1219ECQ |
|
Similar Description - MAX1219ECQ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |