M25P05-AVMN6T datasheet(8/41 Pages) STMICROELECTRONICS

Part #	M25P05-AVMN6T

Description	1 Mbit, Low Voltage, Serial Flash Memory With 25 MHz SPI Bus Interface

Download	41 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

8 / 41 page

M25P10-A

8/41

OPERATING FEATURES

Page Programming

To program one data byte, two instructions are re-

quired: Write Enable (WREN), which is one byte,

and a Page Program (PP) sequence, which con-

sists of four bytes plus data. This is followed by the

internal Program cycle (of duration tPP).

To spread this overhead, the Page Program (PP)

instruction allows up to 256 bytes to be pro-

grammed at a time (changing bits from 1 to 0), pro-

vided that they lie in consecutive addresses on the

same page of memory.

Sector Erase and Bulk Erase

The Page Program (PP) instruction allows bits to

be reset from 1 to 0. Before this can be applied, the

bytes of memory need to have been erased to all

1s (FFh). This can be achieved either a sector at a

time, using the Sector Erase (SE) instruction, or

throughout the entire memory, using the Bulk

Erase (BE) instruction. This starts an internal

Erase cycle (of duration tSE or tBE).

The Erase instruction must be preceded by a Write

Enable (WREN) instruction.

Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status

Register (WRSR), Program (PP) or Erase (SE or

BE) can be achieved by not waiting for the worst

case delay (tW, tPP, tSE, or tBE). The Write In

Progress (WIP) bit is provided in the Status Regis-

ter so that the application program can monitor its

value, polling it to establish when the previous

Write cycle, Program cycle or Erase cycle is com-

plete.

Active Power, Standby Power and Deep

Power-Down Modes

When Chip Select (S) is Low, the device is select-

ed, and in the Active Power mode.

When Chip Select (S) is High, the device is dese-

lected, but could remain in the Active Power mode

until all internal cycles have completed (Program,

Erase, Write Status Register). The device then

goes in to the Standby Power mode. The device

consumption drops to ICC1.

The Deep Power-down mode is entered when the

specific instruction (the Deep Power-down (DP) in-

struction) is executed. The device consumption

drops further to ICC2. The device remains in this

mode until another specific instruction (the Re-

lease from Deep Power-down and Read Electron-

ic Signature (RES) instruction) is executed.

All other instructions are ignored while the device

is in the Deep Power-down mode. This can be

used as an extra software protection mechanism,

when the device is not in active use, to protect the

device from inadvertent Write, Program or Erase

instructions.

Status Register

The Status Register contains a number of status

and control bits, as shown in Table 6., that can be

read or set (as appropriate) by specific instruc-

tions.

WIP bit. The Write In Progress (WIP) bit indicates

whether the memory is busy with a Write Status

Register, Program or Erase cycle.

WEL bit. The Write Enable Latch (WEL) bit indi-

cates the status of the internal Write Enable Latch.

BP1, BP0 bits. The Block Protect (BP1, BP0) bits

are non-volatile. They define the size of the area to

be software protected against Program and Erase

instructions.

SRWD bit. The Status Register Write Disable

(SRWD) bit is operated in conjunction with the

Write Protect (W) signal. The Status Register

Write Disable (SRWD) bit and Write Protect (W)

signal allow the device to be put in the Hardware

Protected mode. In this mode, the non-volatile bits

of the Status Register (SRWD, BP1, BP0) become

read-only bits.

Similar Part No. - M25P05-AVMN6T

Manufacturer	Part #	Datasheet	Description
STMicroelectronics	M25P05-AVMN6T	217Kb / 34P	512 Kbit, Low Voltage, Serial Flash Memory With 25 MHz SPI Bus Interface
	M25P05-AVMN6T	128Kb / 7P	512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface
	M25P05-AVMN6TG	128Kb / 7P	512 Kbit to 32 Mbit, Low Voltage, Serial Flash Memory With 40 MHz or 50 MHz SPI Bus Interface
Numonyx B.V	M25P05-AVMN6TG	1,001Kb / 52P	512 Kbit, serial Flash memory, 50 MHz SPI bus interface
Numonyx B.V	M25P05-AVMN6TG	1Mb / 52P	512-Kbit, serial flash memory, 50 MHz SPI bus interface

More results

Similar Description - M25P05-AVMN6T

Manufacturer	Part #	Datasheet	Description
STMicroelectronics	M25P80	218Kb / 35P	8 Mbit, Low Voltage, Serial Flash Memory With 25 MHz SPI Bus Interface
STMicroelectronics	M25P10	162Kb / 21P	1 Mbit Low Voltage Paged Flash Memory With 20 MHz Serial SPI Bus Interface
Numonyx B.V	M25P10-A	987Kb / 51P	1 Mbit, serial Flash memory, 50 MHz SPI bus interface
STMicroelectronics	M25P10-A	392Kb / 49P	1 Mbit, low voltage, Serial Flash memory with 50MHz SPI bus interface
Numonyx B.V	M25P64	942Kb / 50P	64 Mbit, low voltage, Serial Flash memory with 50 MHz SPI bus interface
Numonyx B.V	M25P80	994Kb / 52P	8 Mbit, low voltage, serial Flash memory with 75 MHz SPI bus interface
STMicroelectronics	M25P16	486Kb / 55P	16 Mbit, low voltage, Serial Flash memory with 50 MHz SPI bus interface
STMicroelectronics	M25P40	497Kb / 53P	4 Mbit, low voltage, serial Flash memory with 50 MHz SPI bus interface
Numonyx B.V	M25P64-VMF6TPBA	1Mb / 55P	64 Mbit, low voltage, Serial Flash memory with 75 MHz SPI bus interface
STMicroelectronics	M25P16	532Kb / 39P	16 Mbit, Low Voltage, Serial Flash Memory With 50 MHz SPI Bus Interface

More results

M25P05-AVMN6T Datasheet(PDF) 8 Page - STMicroelectronics

M25P05-AVMN6T Datasheet(HTML) 8 Page - STMicroelectronics

Similar Part No. - M25P05-AVMN6T

Similar Description - M25P05-AVMN6T

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL