Electronic Components Datasheet Search |
|
CD74HC192NSRG4 Datasheet(PDF) 10 Page - Texas Instruments |
|
|
CD74HC192NSRG4 Datasheet(HTML) 10 Page - Texas Instruments |
10 / 21 page 10 FIGURE 7. SET-UP AND HOLD TIMES DATA TO PARALLEL LOAD (PL) FIGURE 8. CASCADED UP/DOWN COUNTER WITH PARALLEL LOAD NOTE: Illegal states in BCD counters corrected in one count. NOTE: Illegal states in BCD counters corrected in one or two counts. FIGURE 9. ’HC192, ’HCT193 STATE DIAGRAMS Test Circuits and Waveforms (Continued) INPUT LEVEL INPUT LEVEL Q = p VS tH tSU(L) Q = p Qn PL Pn tSU(H) VS VS tH P0 P1 P2 P3 TCU TCD MR Q0 Q1 Q2 Q3 CPU CPD PL UP CLOCK DOWN CLOCK ASYNCHRONOUS, PARALLEL LOAD RESET OUTPUT CARRY BORROW DATA INPUT P0 P1 P2 P3 TCU TCD MR Q0 Q1 Q2 Q3 CPU CPD PL 234 5 6 7 8 9 10 11 12 13 14 15 1 0 COUNT UP 234 5 6 7 8 9 10 11 12 13 14 15 1 0 COUNT DOWN |
Similar Part No. - CD74HC192NSRG4 |
|
Similar Description - CD74HC192NSRG4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |