Electronic Components Datasheet Search |
|
UPD43257BGU-85L-A Datasheet(PDF) 11 Page - NEC |
|
UPD43257BGU-85L-A Datasheet(HTML) 11 Page - NEC |
11 / 24 page Data Sheet M10693EJ9V0DS 11 μPD43257B Write Cycle Timing Chart 1 (/WE Controlled) tWC tCW1 tWHZ tDW tDH tOW Indefinite data out High impe- dance High impe- dance Data in Indefinite data out Address (Input) /CE1 (Input) I/O (Input / Output) CE2 (Input) tCW2 tAW tWP tAS tWR /WE (Input) Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated. 2. When I/O pins are in the output state, therefore the input signals must not be applied to the output. Remarks 1. Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2. 2. If /CE1 changes to low level at the same time or after the change of /WE to low level, or if CE2 changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state. 3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance. |
Similar Part No. - UPD43257BGU-85L-A |
|
Similar Description - UPD43257BGU-85L-A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |