M35080BN datasheet(3/18 Pages) STMICROELECTRONICS

Part #	M35080BN

Description	8 Kbit Serial SPI Bus EEPROM With Incremental Registers

Download	18 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

3 / 18 page

3/18

M35080

Figure 3. Data and Clock Timing

AI01438

C

MSB

LSB

CPHA

D or Q

0

1

CPOL

0

1

(though not to the WIP and WEL bits, which are

set or reset by the device’s internal logic).

Bit 7 of the status register (as shown in Table 4) is

the Status Register Write Disable bit (SRWD).

When this is set to 0 (its initial delivery state) it is

possible to write to the status register if the WEL

bit (Write Enable Latch) has been set by the

WREN instruction (irrespective of the level being

applied to the W input).

When bit 7 (SRWD) of the status register is set to

1, the ability to write to the status register depends

on the logic level being presented at pin W:

–If W pin is high, it is possible to write to the sta-

tus register, after having set the WEL bit using

the WREN instruction (Write Enable Latch).

–If W pin is low, any attempt to modify the status

register is ignored by the device, even if the

WEL bit has been set. As a consequence, all the

data bytes in the EEPROM area, protected by

the BP1 and BP0 bits of the status register, are

also hardware protected against data corrup-

tion, and appear as a Read Only EEPROM area

for the microcontroller. This mode is called the

Hardware Protected Mode (HPM).

It is possible to enter the Hardware Protected

Mode (HPM) either by setting the SRWD bit after

pulling low the W pin, or by pulling low the W pin

after setting the SRWD bit.

The only way to abort the Hardware Protected

Mode, once entered, is to pull high the W pin.

If W pin is permanently tied to the high level, the

Hardware Protected Mode is never activated, and

the memory device only allows the user to protect

a part of the memory, using the BP1 and BP0 bits

of the status register, in the Software Protected

Mode (SPM).

IMPORTANT: if W pin is left floating, not driven by

the application, W is read as a logical ’0’.

Table 3. Write Protection Control

W

SRWD

Bit

Mode

Status Register

Data Bytes

Protected Area

Unprotected Area

0 or 1

0

Software

Protected

(SPM)

Writeable (if the WREN

instruction has set the

WEL bit)

Software write protected

by the BP0 and BP1 bits

of the status register

Writeable (if the WREN

instruction has set the

WEL bit)

11

01

Hardware

Protected

(HPM)

Hardware write protected

by the BP0 and BP1 bits

of the status register

Writeable (if the WREN

instruction has set the

WEL bit)

Table 4. Status Register Format

Note: 1. BP0, BP1: Read and write bits

2. UV, INC, WEL, WIP: Read only bits.

3. SRWD: Read and Write bit.

b7

b0

SRWD

UV

X

INC

BP1

BP0

WEL

WIP

Similar Part No. - M35080BN

Manufacturer	Part #	Datasheet	Description
Renesas Technology Corp	M35080FP	284Kb / 28P	SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

More results

Similar Description - M35080BN

Manufacturer	Part #	Datasheet	Description
Microchip Technology	25LC512	502Kb / 30P	512 Kbit SPI Bus Serial EEPROM 10/28/13
Microchip Technology	25AA512	670Kb / 36P	512 Kbit SPI Bus Serial EEPROM 2010
STMicroelectronics	M95080-WMN6TP	350Kb / 42P	8-Kbit serial SPI bus EEPROM with high-speed clock
Microchip Technology	25AA512	620Kb / 32P	512 Kbit SPI Bus Serial EEPROM 2007
	25A512	392Kb / 34P	512 Kbit SPI Bus Serial EEPROM 05/02/11
	25LC512	664Kb / 36P	512 Kbit SPI Bus Serial EEPROM 2010
STMicroelectronics	M95512-RMN6P	1Mb / 50P	512-Kbit serial SPI bus EEPROM
	M95080-WMN6P	781Kb / 4P	8-Kbit serial SPI bus EEPROM with high-speed clock
	M95080-DRE	737Kb / 40P	8-Kbit serial SPI bus EEPROM - 105 C Operation
	M95160	394Kb / 45P	16 Kbit and 8 Kbit serial SPI bus EEPROM with high speed clock

More results

M35080BN Datasheet(PDF) 3 Page - STMicroelectronics

M35080BN Datasheet(HTML) 3 Page - STMicroelectronics

Similar Part No. - M35080BN

Similar Description - M35080BN

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

Datasheet Download

Link URL