Electronic Components Datasheet Search |
|
M39432-15WNC6T Datasheet(PDF) 3 Page - STMicroelectronics |
|
M39432-15WNC6T Datasheet(HTML) 3 Page - STMicroelectronics |
3 / 28 page 3/28 M39432 Data Input/Output (DQ0-DQ7) During a Write operation, one data byte is latched into the device when Write Enable (W) and one Chip Enable (EF or EE) are driven low. During a Read operation, the output presented on these pins is valid when Output Enable (G) and one Chip Enable (EF or EE) are driven low. The output is high impedance when the chip is deselected (both EE and EF driven high) or the outputs are disabled (G driven high). Read operations are used to output: – bytes in the Flash memory block – bytes in the EEPROM block – the Manufacturer Identifier – the Flash Sector Protection Status – the Flash Block Identifier – the EEPROM Identifier – the OTP row. Chip Enable (EE and EF) Each Chip Enable (EE or EF) causes the memory control logic, input buffers, decoders and sense amplifiers to be activated. When the EE input is driven high, the EEPROM memory block is not selected; when the EF input is driven high, the Flash memory block is not selected. Attempts to access both EEPROM and Flash blocks (EE low and EF low) are forbidden. Switching between the two chip enables (EE and EF) must not be made on the same clock cycle, a delay of greater than tEHFL must occur. The M39432 is in stand-by mode when both EF and EE are high (when no internal Erase or programming cycle is running). The power consumption is reduced to the stand-by level and the outputs are held in the high state, independent of the Output Enable (G) or Write Enable (W) inputs. After 150 ns of inactivity, and when the addresses are driven at CMOS levels, the chip automatically enters a pseudo-stand-by mode. Power consumption is reduced to the CMOS stand-by level, while the outputs continue to drive the bus. Output Enable (G) The Output Enable gates the outputs through the data buffers during a Read operation. The data outputs are left floating in their high impedance state when the Output Enable (G) is high. During Sector Protect (Figure 8) and Sector Unprotect (Figure 9) operations (for the Flash memory block only), the G input must be held at VID (as specified in Table 11). Write Enable (W) Addresses are latched on the falling edge of W, and Data Inputs are latched on the rising edge of W. Ready/Busy (R/B) When the EEPROM block is engaged in an internal Write cycle, the Ready/Busy output shows the status of the device: –R/B is 0 when a Write cycle is in progress –R/B is Hi-Z when no Write cycle is in progress The Ready/Busy pin does not show the status of a Program or Erase cycle in the Flash memory. This pin can be used to show the status of the EEPROM block, even when reading data (or fetching instructions) from the Flash memory block. Figure 3. Flash Block Sectors 64K Bytes Block AI01362B 7FFFFh 6FFFFh 5FFFFh 4FFFFh 3FFFFh 2FFFFh 1FFFFh 0FFFFh TOP ADDRESS 70000h 60000h 50000h 40000h 30000h 20000h 10000h 00000h BOTTOM ADDRESS A18 1 1 64K Bytes Block 64K Bytes Block 64K Bytes Block 64K Bytes Block A17 1 1 A16 1 0 1 1 0 0 1 0 0 0 1 1 1 0 001 000 |
Similar Part No. - M39432-15WNC6T |
|
Similar Description - M39432-15WNC6T |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |