Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M41TTHSMQ6 Datasheet(PDF) 11 Page - STMicroelectronics

Part # M41TTHSMQ6
Description  512 Bit 64 bit x8 SERIAL RTC SPI SRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M41TTHSMQ6 Datasheet(HTML) 11 Page - STMicroelectronics

Back Button M41TTHSMQ6 Datasheet HTML 7Page - STMicroelectronics M41TTHSMQ6 Datasheet HTML 8Page - STMicroelectronics M41TTHSMQ6 Datasheet HTML 9Page - STMicroelectronics M41TTHSMQ6 Datasheet HTML 10Page - STMicroelectronics M41TTHSMQ6 Datasheet HTML 11Page - STMicroelectronics M41TTHSMQ6 Datasheet HTML 12Page - STMicroelectronics M41TTHSMQ6 Datasheet HTML 13Page - STMicroelectronics M41TTHSMQ6 Datasheet HTML 14Page - STMicroelectronics M41TTHSMQ6 Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 31 page
background image
11/31
M41T94
OPERATION
The M41T94 clock operates as a slave device on
the SPI serial bus. Each memory device is access-
ed by a simple serial interface that is SPI bus com-
patible. The bus signals are SCL, SDI and SDO
(see Table 1, page 5 and Figure 7, page 6). The
device is selected when the Chip Enable input (E)
is held low. All instructions, addresses and data
are shifted serially in and out of the chip. The most
significant bit is presented first, with the data input
(SDI) sampled on the first rising edge of the clock
(SCL) after the Chip Enable (E) goes low. The 64
bytes contained in the device can then be access-
ed sequentially in the following order:
1.
Tenths/Hundredths of a Second Register
2.
Seconds Register
3.
Minutes Register
4.
Century/Hours Register
5.
Day Register
6.
Date Register
7.
Month Register
8.
Year Register
9.
Control Register
10.
Watchdog Register
11 - 16.Alarm Registers
17 - 19.Reserved
20.
Square Wave Register
21 - 64.User RAM
The M41T94 clock continually monitors VCC for an
out-of tolerance condition. Should VCC fall below
VPFD, the device terminates an access in progress
and resets the device address counter. Inputs to
the device will not be recognized at this time to
prevent erroneous data from being written to the
device from a an out-of-tolerance system. When
VCC falls below VSO, the device automatically
switches over to the battery and powers down into
an ultra low current mode of operation to conserve
battery life. As system power returns and VCC ris-
es above VSO, the battery is disconnected, and the
power supply is switched to external VCC. Write
protection continues until VCC reaches VPFD (min)
plus tREC (min). For more information on Battery
Storage Life refer to Application Note AN1012.
SPI Bus Characteristics
The Serial Peripheral interface (SPI) bus is intend-
ed for synchronous communication between dif-
ferent ICs. It consists of four signal lines: Serial
Data Input (SDI), Serial Data Output (SDO), Serial
Clock (SCL) and a Chip Enable (E).
By definition a device that gives out a message is
called “transmitter,” the receiving device that gets
the message is called “receiver.” The device that
controls the message is called “master.” The de-
vices that are controlled by the master are called
“slaves.”
The E input is used to initiate and terminate a data
transfer. The SCL input is used to synchronize
data transfer between the master (micro) and the
slave (M41T94) devices.
The SCL input, which is generated by the micro-
controller, is active only during address and data
transfer to any device on the SPI bus (see Figure
7, page 6).
The M41T94 can be driven by a microcontroller
with its SPI peripheral running in either of the two
following modes:
(CPOL, CPHA) = ('0', '0') or
(CPOL, CPHA) = ('1', '1').
For these two modes, input data (SDI) is latched in
by the low-to-high transition of clock SCL, and out-
put data (SDO) is shifted out on the high-to-low
transition of SCL (see Table 2, page 7 and Figure
8, page 7).
There is one clock for each bit transferred. Ad-
dress and data bits are transferred in groups of
eight bits. Due to memory size the second most
significant address bit is a Don’t Care (address bit
6).


Similar Part No. - M41TTHSMQ6

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M41TTHSMQ6 STMICROELECTRONICS-M41TTHSMQ6 Datasheet
328Kb / 40P
   Serial Real Time Clock with 44Bytes NVRAM and Reset
M41TTHSMQ6E STMICROELECTRONICS-M41TTHSMQ6E Datasheet
328Kb / 40P
   Serial Real Time Clock with 44Bytes NVRAM and Reset
M41TTHSMQ6E STMICROELECTRONICS-M41TTHSMQ6E Datasheet
346Kb / 41P
   Serial real-time clock with 44 bytes NVRAM and reset
M41TTHSMQ6E STMICROELECTRONICS-M41TTHSMQ6E Datasheet
358Kb / 41P
   Serial real-time clock with 44 bytes NVRAM and reset
M41TTHSMQ6F STMICROELECTRONICS-M41TTHSMQ6F Datasheet
328Kb / 40P
   Serial Real Time Clock with 44Bytes NVRAM and Reset
More results

Similar Description - M41TTHSMQ6

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M41ST95W STMICROELECTRONICS-M41ST95W Datasheet
545Kb / 35P
   5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor
M41T56 STMICROELECTRONICS-M41T56 Datasheet
254Kb / 28P
   512 bit 64b x8 Serial Access TIMEKEEPER SRAM
MK41T56 STMICROELECTRONICS-MK41T56 Datasheet
102Kb / 15P
   512 bit 64b x8 Serial Access TIMEKEEPER SRAM
M41ST84Y STMICROELECTRONICS-M41ST84Y Datasheet
452Kb / 31P
   5.0 or 3.0V, 512 bit 64 x 8 SERIAL RTC with SUPERVISORY FUNCTIONS
M41ST85Y STMICROELECTRONICS-M41ST85Y Datasheet
530Kb / 34P
   5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR
logo
Cypress Semiconductor
CY14B512Q1 CYPRESS-CY14B512Q1_12 Datasheet
1Mb / 27P
   512-Kbit (64 K 횞 8) Serial (SPI) nvSRAM
CY14B512Q1 CYPRESS-CY14B512Q1_13 Datasheet
1Mb / 27P
   512-Kbit (64 K x 8) Serial (SPI) nvSRAM
CY14B512Q1 CYPRESS-CY14B512Q1 Datasheet
1Mb / 27P
   512-Kbit (64 K 횞 8) Serial (SPI) nvSRAM
logo
STMicroelectronics
M41T256Y STMICROELECTRONICS-M41T256Y Datasheet
522Kb / 27P
   256 Kbit 32K x8 SERIAL RTC
logo
Microchip Technology
23A640 MICROCHIP-23A640_V01 Datasheet
611Kb / 28P
   64-Kbit SPI Bus Low-Power Serial SRAM
Revision F 07/2022
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com