Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADSP-BF539BBCZ-5F8 Datasheet(PDF) 11 Page - Analog Devices

Part # ADSP-BF539BBCZ-5F8
Description  Blackfin Embedded Processor
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF539BBCZ-5F8 Datasheet(HTML) 11 Page - Analog Devices

Back Button ADSP-BF539BBCZ-5F8 Datasheet HTML 7Page - Analog Devices ADSP-BF539BBCZ-5F8 Datasheet HTML 8Page - Analog Devices ADSP-BF539BBCZ-5F8 Datasheet HTML 9Page - Analog Devices ADSP-BF539BBCZ-5F8 Datasheet HTML 10Page - Analog Devices ADSP-BF539BBCZ-5F8 Datasheet HTML 11Page - Analog Devices ADSP-BF539BBCZ-5F8 Datasheet HTML 12Page - Analog Devices ADSP-BF539BBCZ-5F8 Datasheet HTML 13Page - Analog Devices ADSP-BF539BBCZ-5F8 Datasheet HTML 14Page - Analog Devices ADSP-BF539BBCZ-5F8 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 60 page
background image
ADSP-BF539/ADSP-BF539F
Rev. A
|
Page 11 of 60
|
February 2008
2-WIRE INTERFACE
The ADSP-BF539/ADSP-BF539F processors incorporate two
2-wire interface (TWI) modules that are compatible with the
Philips Inter-IC bus standard. The TWI modules offer the capa-
bilities of simultaneous master and slave operation, support for
7-bit addressing, and multimedia data arbitration. The TWI also
includes master clock synchronization and support for clock
low extension.
The TWI interface uses two pins for transferring clock (SCLx)
and data (SDAx) and supports the protocol at speeds up to
400 kbps.
The TWI interface pins are compatible with 5 V logic levels.
UART PORTS
The ADSP-BF539/ADSP-BF539F processor incorporates three
full-duplex universal asynchronous receiver/transmitter
(UART) ports, which are fully compatible with PC standard
UARTs. The UART ports provide a simplified UART interface
to other peripherals or hosts, supporting full-duplex, DMA sup-
ported, asynchronous transfers of serial data. The UART ports
include support for 5 data bits to 8 data bits, 1-stop bit or 2-stop
bits, and none, even, or odd parity. The UART ports support
two modes of operation:
• PIO (programmed I/O) – The processor sends or receives
data by writing or reading I/O mapped UART registers.
The data is double buffered on both transmit and receive.
• DMA (direct memory access) – The DMA controller trans-
fers both transmit and receive data. This reduces the
number and frequency of interrupts required to transfer
data to and from memory. Each UART has two dedicated
DMA channels, one for transmit and one for receive. These
DMA channels have lower default priority than most DMA
channels because of their relatively low service rates.
Each UART port’s baud rate, serial data format, error code gen-
eration and status, and interrupts are programmable:
• Supporting bit rates ranging from (fSCLK/1,048,576) to
(fSCLK/16) bits per second.
• Supporting data formats from 7 bits to 12 bits per frame.
• Both transmit and receive operations can be configured to
generate maskable interrupts to the processor.
Each UART port’s clock rate is calculated as:
where the 16-bit UART_Divisor comes from the UARTx_DLH
register (most significant 8 bits) and UARTx_DLL register (least
significant 8 bits).
In conjunction with the general-purpose timer functions, auto-
baud detection is supported on UART0.
The capabilities of the UARTs are further extended with sup-
port for the Infrared Data Association (IrDA
®) Serial Infrared
Physical Layer Link Specification (SIR) protocol.
PROGRAMMABLE I/O PINS
The ADSP-BF539/ADSP-BF539F processor has numerous
peripherals that may not all be required for every application.
Many of the pins thus have a secondary function, as program-
mable I/O pins. There are two types of programmable I/O pins
on the ADSP-BF539/ADSP-BF539F processor, with slightly dif-
ferent functionality: programmable flags and general-purpose
I/O.
Programmable Flags (PFx)
The ADSP-BF539/ADSP-BF539F processors have 16 bidirec-
tional, general-purpose programmable flag (PF15–0) pins. Each
programmable flag can be individually controlled by manipula-
tion of the flag control, status, and interrupt registers:
• Flag direction control register – Specifies the direction of
each individual PFx pin as input or output.
• Flag control and status registers – The
ADSP-BF539/ADSP-BF539F processors employ a “write
one to modify” mechanism that allows any combination of
individual flags to be modified in a single instruction, with-
out affecting the level of any other flags. Four control
registers are provided. One register is written in order to set
flag values, one register is written in order to clear flag val-
ues, one register is written in order to toggle flag values,
and one register is written in order to specify a flag value.
Reading the flag status register allows software to interro-
gate the sense of the flags.
• Flag interrupt mask registers – The two flag interrupt mask
registers allow each individual PFx pin to function as an
interrupt to the processor. Similar to the two flag control
registers that are used to set and clear individual flag values,
one flag interrupt mask register sets bits to enable interrupt
function, and the other flag interrupt mask register clears
bits to disable interrupt function. PFx pins defined as
inputs can be configured to generate hardware interrupts,
while output PFx pins can be triggered by software
interrupts.
• Flag interrupt sensitivity registers – The two flag interrupt
sensitivity registers specify whether individual PFx pins are
level- or edge-sensitive and specify—if edge-sensitive—
whether just the rising edge or both the rising and falling
edges of the signal are significant. One register selects the
type of sensitivity, and one register selects which edges are
significant for edge-sensitivity.
General-Purpose I/O
The ADSP-BF539/ADSP-BF539F processors have 38 general-
purpose I/O pins that are multiplexed with other peripherals.
They are arranged into ports C, D, E, and F as shown in Table 4
on Page 12. The GPIO differ from the programmable flags in
that the GPIO pins cannot generate interrupts to the processor.
UART Clock Rate
fSCLK
16
UART_Divisor
×
-----------------------------------------------
=


Similar Part No. - ADSP-BF539BBCZ-5F8

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-BF539 AD-ADSP-BF539 Datasheet
2Mb / 68P
   Blackfin Embedded Processor
Rev. PrF
ADSP-BF539F AD-ADSP-BF539F Datasheet
2Mb / 68P
   Blackfin Embedded Processor
Rev. PrF
ADSP-BF539F AD-ADSP-BF539F_15 Datasheet
2Mb / 60P
   Blackfin Embedded Processor
Rev. F
ADSP-BF539WBBCZ-5A AD-ADSP-BF539WBBCZ-5A Datasheet
2Mb / 68P
   Blackfin Embedded Processor
Rev. PrF
ADSP-BF539WBBCZ5F4 AD-ADSP-BF539WBBCZ5F4 Datasheet
2Mb / 68P
   Blackfin Embedded Processor
Rev. PrF
More results

Similar Description - ADSP-BF539BBCZ-5F8

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-BF533SBBC-500 AD-ADSP-BF533SBBC-500 Datasheet
2Mb / 64P
   Blackfin Embedded Processor
Rev. I
ADSP-BF531 AD-ADSP-BF531 Datasheet
671Kb / 56P
   Blackfin Embedded Processor
REV. 0
ADSP-BF538 AD-ADSP-BF538 Datasheet
3Mb / 56P
   Blackfin Embedded Processor
Rev. PrD
ADSP-BF538 AD-ADSP-BF538_15 Datasheet
3Mb / 60P
   Blackfin Embedded Processor
Rev. E
ADSP-BF538F AD-ADSP-BF538F_15 Datasheet
3Mb / 60P
   Blackfin Embedded Processor
Rev. E
ADSP-BF527 AD-ADSP-BF527_15 Datasheet
2Mb / 88P
   Blackfin Embedded Processor
REV. D
ADSP-BF544 AD-ADSP-BF544_15 Datasheet
3Mb / 102P
   Blackfin Embedded Processor
Rev. E
ADSP-BF539 AD-ADSP-BF539 Datasheet
2Mb / 68P
   Blackfin Embedded Processor
Rev. PrF
ADSP-BF534 AD-ADSP-BF534_08 Datasheet
1Mb / 68P
   Blackfin Embedded Processor
Rev. E
ADSP-BF516BSWZ-4 AD-ADSP-BF516BSWZ-4 Datasheet
2Mb / 68P
   Blackfin Embedded Processor
REV. B
ADSP-BF522 AD-ADSP-BF522 Datasheet
2Mb / 88P
   Blackfin Embedded Processor
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com