MDT2051

This specification are subject to be changed without notice. Any latest information please preview

http;//www.mdtic.com.tw

P. 7

2005/6

Ver. 1.9

Watchdog Timer control

Watchdog timer disable all the time

Watchdog timer enable all the time

Power-range control

Power-range disable

Power-range enable

Oscillator-start Timer control

0ms

75ms

Power-edge Detect

Security state

PED Disable

Security weak Disable

PED Enable

Security Disable

Security Enable

The default security state of EPROM is weak disable. Once the IC was set to

enable or disable, it’s forbidden to change.

(B) Program Memory

Address

Description

000-3FF

Program memory

000

The starting address of power on, external reset or WDT time-out reset.

004

Interrupt vector

7. Reset Condition for all Registers

Register

Address

Power-On Reset,

Power range detector

Reset

/MCLR or WDT Reset

Wake -up from SLEEP

IAR

00h

－

－

－

RTCC

01h

xxxx xxxx

uuuu uuuu

uuuu uuuu

PC

0Ah,02h

00 0000 0000

00 0000 0000

PC+1

STATUS

03h

0001 1xxx

000# #uuu

000# #uuu

MSR

04h

xxxx xxxx

uuuu uuuu

uuuu uuuu

PORT A

05h

- - -1 xxxx

- - -1 uuuu

- - -u uuuu