MDT10P22(DF)

This specification are subject to be changed without notice. Any latest information

please preview http;//www.mdtic.com.tw

P. 3

2007/8

Ver. 1.6

5. Block Diagram

S ta ck Two Le ve ls

P rogra m Counte rs

Os cilla tor Circuit

Powe r on Re s e t

P owe r Down Re s e t

8-bit Tim e r/Counte r

EP RO M

1Kx14 (MDT10P 22)

Ins truction

Re gis te r

Ins truction

De code r

Working Re gis te r

ALU

Pre s ca le

RAM

72x8

Special Re gis te r

Control Circuit

Sta tus Regis te r

WDT/OS T

Tim e r

Port B

Port A

OSC1

OS C2

MCLR

Da ta

8-bit

RTCC

10 bits

10 bits

14 bits

Port

PA0~P A7

(22,24 pins )

PA0~P A5

(20 pins )

PA0~P A3

(18 pins )

8 bits

Port

PB0~P B7

8 bits

D0~D7

Com pa ra t

or m ode

Re gis te r

CMR0~C

MR5