 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADS7863 Datasheet(PDF) 8 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
ADS7863 Datasheet(HTML) 8 Page - Texas Instruments |
|
|
8 / 40 page  www.ti.com CLOCK CONVST 10ns Cyc e l 1 Cyc e l 2 A B C 10ns 5ns 5ns TIMING REQUIREMENTS (1) ADS7863 SBAS383B – JUNE 2007 – REVISED MARCH 2008 TIMING CHARACTERISTICS (continued) NOTE: All CONVST commands that occur more than 10ns before the rising edge of cycle ‘1’ of the external clock (Region ‘A’) initiate a conversion on the rising edge of cycle ‘1’. All CONVST commands that occur 5ns after the rising edge of cycle ‘1’ or 10ns before the rising edge of cycle 2 (Region ‘B’) initiate a conversion on the rising edge of cycle ‘2’. All CONVST commands that occur 5ns after the rising edge of cycle ‘2’ (Region ‘C’) initiate a conversion on the rising edge of the next clock period. The CONVST pin should never be switched from LOW to HIGH in the region 10ns prior to the rising edge of the CLOCK and 5ns after the rising edge (gray areas). If CONVST is toggled in this gray area, the conversion could begin on either the same rising edge of the CLOCK or the following edge. Figure 2. CONVST Timing Over recommended operating free-air temperature range at –40 °C to +125°C, AV DD = 5V, and BVDD = 2.7V to 5V, unless otherwise noted. ADS7863 SYMBOL PARAMETER COMMENTS MIN MAX UNIT tCONV Conversion time fCLOCK = 32MHz 406.25 ns tACQ Acquisition time fCLOCK = 32MHz 62.5 ns fCLOCK CLOCK frequency See Figure 1 1 32 MHz tCLOCK CLOCK period See Figure 1 31.25 1000 ns tCKL CLOCK low time See Figure 1 9.4 ns tCKH CLOCK high time See Figure 1 9.4 ns t1 CONVST high time See Figure 1 20 ns t2 SDI setup time to CLOCK falling edge See Figure 1 10 ns t3 SDI hold time to CLOCK falling edge See Figure 1 5 ns t4 RD high setup time to CLOCK falling edge See Figure 1 10 ns t5 RD high hold time to CLOCK falling edge See Figure 1 5 ns t6 CONVST low time See Figure 1 1 tCLOCK t7 RD low time relative to CLOCK falling edge See Figure 1 1 tCLOCK t8 CS low to SDOx valid See Figure 1 13 ns t9 SDOx data setup time to CLOCK falling edge See Figure 1 16 ns t10 SDOx data hold time to CLOCK falling edge See Figure 1 2 ns t11 CONVST rising edge to BUSY high delay(2) See Figure 1 3 ns t12 CLOCK rising edge to BUSY low delay See Figure 1 3 ns t13 CS low to RD high delay See Figure 1 10 ns (1) All input signals are specified with tR = tF = 1.5ns (10% to 90% of BVDD) and timed from a voltage level of (VIL + VIH)/2. (2) Not applicable in auto-NAP power-down mode. 8 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): ADS7863 |
Similar Part No. - ADS7863_08 |
|
Similar Description - ADS7863_08 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
