V54C316162 datasheet(6/21 Pages) MOSEL

Part #	V54C316162

Description	200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16

Download	21 Pages

Scroll/Zoom	100%

Manufacturer	MOSEL [Mosel Vitelic, Corp]

Direct Link	http://www.moselvitelic.com

Logo

6 / 21 page

6

V54C316162V Rev. 2.9 September 2001

MOSEL VITELIC

V54C316162V

Read and Write Operation

When RAS is low and both CAS and WE are high

at the positive edge of the clock, a RAS cycle starts.

According to address data, a word line of the select-

ed bank is activated and all of sense amplifiers as-

sociated to the wordline are set. A CAS cycle is

triggered by setting RAS high and CAS low at a

clock timing after a necessary delay, tRCD,from the

RAS timing. WE is used to define either a read

(WE =H) or a write(WE = L) at this stage.

SDRAM provides a wide variety of fast access

modes. In a single CAS cycle, serial data read or

write operations are allowed at up to a 166 MHz

data rate. The numbers of serial data bits are the

burst length programmed at the mode set operation,

i.e., one of 1, 2, 4, 8 and full page. Column address-

es are segmented by the burst length and serial

data accesses are done within this boundary. The

first column address to be accessed is supplied at

the CAS timing and the subsequent addresses are

generated automatically by the programmed burst

length and its sequence. For example, in a burst

length of 8 with interleave sequence, if the first ad-

dress is ‘2’, then the rest of the burst sequence is 3,

0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using

the sequential burst type and page length is a func-

tion of the I/O organisation and column addressing.

Full page burst operation do not self terminate once

the burst length has been reached. In other words,

unlike burst length of 2, 4 or 8, full page burst con-

tinues until it is terminated using another command.

Similar to the page mode of conventional

DRAM’s, burst read or write accesses on any col-

umn address are possible once the RAS cycle

latches the sense amplifiers. The maximum tRAS or

the refresh interval time limits the number of random

column accesses. A new burst access can be done

even before the previous burst ends. The interrupt

operation at every clock cycles is supported. When

the previous burst is interrupted, the remaining ad-

dresses are overridden by the new address with the

full burst length. An interrupt which accompanies

with an operation change from a read to a write is

possible by exploiting DQM to avoid bus contention.

When two or more

banks are activated

sequentially,

interleaved

bank

read

or

write

operations are possible. With the programmed

burst length, alternate access and precharge

operations on two or more banks can realize fast

serial data access modes among many different

pages. Once two or more banks are activated,

column to column interleave operation can be done

between different pages.

Refresh Mode

SDRAM has two refresh modes, Auto Refresh

and Self Refresh. Auto Refresh is similar to the CAS

-before-RAS refresh of conventional DRAMs. All of

banks must be precharged before applying any re-

fresh mode. An on-chip address counter increments

the word and the bank addresses and no bank infor-

mation is required for both refresh modes.

Burst Length and Sequence:

Burst

Length

Starting Address

(A2 A1 A0)

Sequential Burst Addressing

(decimal)

Interleave Burst Addressing

(decimal)

2

xx0

xx1

0, 1

1, 0

0, 1

1, 0

4x00

x01

x10

x11

0, 1, 2, 3

1, 2, 3, 0

2, 3, 0, 1

3, 0, 1, 2

0, 1, 2, 3

1, 0, 3, 2

2, 3, 0, 1

3, 2, 1, 0

8

000

001

010

011

100

101

110

111

0

1

2

3

4

5

6

7

1

2

3

4

5

6

7

0

2

3

4

5

6

7

0

1

3

4

5

6

7

0

1

2

4

5

6

7

0

1

2

3

5

6

7

0

1

2

3

4

6

7

0

1

2

3

4

5

7

0

1

2

3

4

5

6

0

1

2

3

4

5

6

7

1

0

3

2

5

4

7

6

2

3

0

1

6

7

4

5

3

2

1

0

7

6

5

4

5

6

7

0

1

2

3

5

4

7

6

1

0

3

2

6

7

4

5

2

3

0

1

7

6

5

4

3

2

1

0

Full

Page

nnn

Cn, Cn+1, Cn+2,.....

not supported

Similar Part No. - V54C316162

Manufacturer	Part #	Datasheet	Description
Mosel Vitelic, Corp	V54C316162VC	339Kb / 22P	200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16
	V54C316162VC-5	339Kb / 22P	200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16
	V54C316162VC-55	339Kb / 22P	200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16
	V54C316162VC-6	339Kb / 22P	200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16
	V54C316162VC-7	339Kb / 22P	200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16

More results

Similar Description - V54C316162

Manufacturer	Part #	Datasheet	Description
Mosel Vitelic, Corp	V54C316162VC	339Kb / 22P	200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16
	V54C333322V	124Kb / 21P	200/183/166 MHz 3.3 VOLT ULTRA HIGH PERFORMANCE 1M X 32 SDRAM 2 BANKS X 512Kbit X 32
	V54C365324V	353Kb / 21P	200/183/166/143 MHz 3.3 VOLT ULTRA HIGH PERFORMANCE 2M X 32 SDRAM 4 BANKS X 512Kbit X 32
	V54C365164VD	946Kb / 56P	HIGH PERFORMANCE 225/200/166/143 MHz 3.3 VOLT 4M X 16 SYNCHRONOUS DRAM 4 BANKS X 1Mbit X 16
	V54C365164VC	1Mb / 54P	HIGH PERFORMANCE 166/143/125 MHz 3.3 VOLT 4M X 16 SYNCHRONOUS DRAM 4 BANKS X 1Mbit X 16
Winbond	W986416DH	1Mb / 48P	1M X 4 BANKS X 16 BITS SDRAM
	W9864G6JH	841Kb / 43P	1M x 4 BANKS x 16 BITS SDRAM
	W9864G6JB	879Kb / 43P	1M X 4 BANKS X 16 BITS SDRAM
	W986416CH	2Mb / 42P	1M x 16 BIT x 4 BANKS SDRAM
	W9864G6DB	1Mb / 48P	1M x 4 BANKS x 16 BITS SDRAM

More results

V54C316162 Datasheet(PDF) 6 Page - Mosel Vitelic, Corp

V54C316162 Datasheet(HTML) 6 Page - Mosel Vitelic, Corp

Similar Part No. - V54C316162

Similar Description - V54C316162

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Datasheet Download

Link URL