V54C365804VC datasheet(6/54 Pages) MOSEL

Part #	V54C365804VC

Description	HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8

Download	54 Pages

Scroll/Zoom	100%

Manufacturer	MOSEL [Mosel Vitelic, Corp]

Direct Link	http://www.moselvitelic.com

Logo

6 / 54 page

6

V54C365804VC Rev. 0.6 September 1999

MOSEL VITELIC

V54C365804VC

Power On and Initialization

The default power on state of the mode register is

supplier specific and may be undefined. The

following power on and initialization sequence

guarantees the device is preconditioned to each

users specific needs. Like a conventional DRAM,

the Synchronous DRAM must be powered up and

initialized in a predefined manner. During power on,

all VCC and VCCQ pins must be built up

simultaneously to the specified voltage when the

input signals are held in the “NOP” state. The power

on voltage must not exceed VCC+0.3V on any of

the input pins or VCC supplies. The CLK signal

must be started at the same time. After power on,

an initial pause of 200

µs is required followed by a

precharge of both banks using the precharge

command. To prevent data contention on the DQ

bus during power on, it is required that the DQM and

CKE pins be held high during the initial pause

period. Once all banks have been precharged, the

Mode Register Set Command must be issued to

initialize the Mode Register. A minimum of eight

Auto Refresh cycles (CBR) are also required.These

may be done before or after programming the Mode

Register. Failure to follow these steps may lead to

unpredictable start-up modes.

Programming the Mode Register

The Mode register designates the operation

mode at the read or write cycle. This register is di-

vided into 4 fields. A Burst Length Field to set the

length of the burst, an Addressing Selection bit to

program the column access sequence in a burst cy-

cle (interleaved or sequential), a CAS Latency Field

to set the access time at clock cycle and a Opera-

tion mode field to differentiate between normal op-

eration (Burst read and burst Write) and a special

Burst Read and Single Write mode. The mode set

operation must be done before any activate com-

mand after the initial power up. Any content of the

mode register can be altered by re-executing the

mode set command. All banks must be in pre-

charged state and CKE must be high at least one

clock before the mode set operation. After the mode

register is set, a Standby or NOP command is re-

quired. Low signals of RAS, CAS, and WE at the

positive edge of the clock activate the mode set op-

eration. Address input data at this timing defines pa-

rameters to be set as shown in the previous table.

Read and Write Operation

When RAS is low and both CAS and WE are high

at the positive edge of the clock, a RAS cycle starts.

According to address data, a word line of the select-

ed bank is activated and all of sense amplifiers as-

sociated to the wordline are set. A CAS cycle is

triggered by setting RAS high and CAS low at a

clock timing after a necessary delay, tRCD, from the

RAS timing. WE is used to define either a read

(WE = H) or a write (WE = L) at this stage.

SDRAM provides a wide variety of fast access

modes. In a single CAS cycle, serial data read or

write operations are allowed at up to a 125 MHz

data rate. The numbers of serial data bits are the

burst length programmed at the mode set opera-

tion, i.e., one of 1, 2, 4, 8 and full page. Column ad-

dresses are segmented by the burst length and

serial data accesses are done within this boundary.

The first column address to be accessed is supplied

at the CAS timing and the subsequent addresses

are generated automatically by the programmed

burst length and its sequence. For example, in a

burst length of 8 with interleave sequence, if the first

address is ‘2’, then the rest of the burst sequence is

3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using

the sequential burst type and page length is a func-

tion of the I/O organisation and column addressing.

Full page burst operation do not self terminate once

the burst length has been reached. In other words,

unlike burst length of 2, 3 or 8, full page burst con-

tinues until it is terminated using another command.

Similar Part No. - V54C365804VC

Manufacturer	Part #	Datasheet	Description
Mosel Vitelic, Corp	V54C365804VD	798Kb / 54P	HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8

More results

Similar Description - V54C365804VC

Manufacturer	Part #	Datasheet	Description
Mosel Vitelic, Corp	V54C365804VD	798Kb / 54P	HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8
	V54C3128804VAT	362Kb / 43P	HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8
	V54C365404VD	799Kb / 54P	HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 16M X 4 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 4
	V58C265804S	457Kb / 44P	HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8
	V54C365164VC	1Mb / 54P	HIGH PERFORMANCE 166/143/125 MHz 3.3 VOLT 4M X 16 SYNCHRONOUS DRAM 4 BANKS X 1Mbit X 16
A-Data Technology	VDS8608A8A	545Kb / 8P	Synchronous DRAM(8M X 8 Bit X 4 Banks) Rev 1.0 December, 2001
A-Data Technology	ADS8608A8A	533Kb / 8P	Synchronous DRAM(8M X 8 Bit X 4 Banks) Rev 1.0 December, 2001
Mosel Vitelic, Corp	V54C365164VD	946Kb / 56P	HIGH PERFORMANCE 225/200/166/143 MHz 3.3 VOLT 4M X 16 SYNCHRONOUS DRAM 4 BANKS X 1Mbit X 16
Hynix Semiconductor	HY57V121620	160Kb / 12P	4 Banks x 8M x 16Bit Synchronous DRAM
Samsung semiconductor	KM44S32030	116Kb / 10P	8M x 4Bit x 4 Banks Synchronous DRAM

More results

V54C365804VC Datasheet(PDF) 6 Page - Mosel Vitelic, Corp

V54C365804VC Datasheet(HTML) 6 Page - Mosel Vitelic, Corp

Similar Part No. - V54C365804VC

Similar Description - V54C365804VC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL