IA8044/IA8344

Preliminary Data Sheet

SDLC COMMUNICATIONS CONTROLLER

As of Production Version 00

Copyright

© 2001

ENG210010112-00

www.innovasic.com

Customer Support:

The End of Obsolescence

™

Page 8 of 32

1-888-824-4184

Instruction Set

The 8X44 architecture and instruction set are identical to the 8051’s. The following tables give a

survey of the instruction set of the IA8044/IA8344 Microcontroller core.

Arithmetic Operations

Mnemonic

Description

Byte

Cycle

ADD A,Rn

Add register to accumulator

1

1

ADD A, direct

Add direct byte to accumulator

2

1

ADD A,@Ri

Add indirect RAM to accumulator

1

1

ADD A,#data

Add immediate data to accumulator

2

1

ADDC A,Rn

Add register to accumulator with carry flag

1

1

ADDC A,direct

Add direct byte to A with carry flag

2

1

ADDC A,@Ri

Add indirect RAM to A with carry flag

1

1

ADDC A,#data

Add immediate data to A with carry flag

2

1

SUBB A,Rn

Subtract register from A with borrow

1

1

SUBB A,direct

Subtract direct byte from A with borrow

2

1

SUBB A,@Ri

Subtract indirect RAM from A with borrow

1

1

SUBB A,#data

Subtract immediate data from A with borrow

2

1

INC A

Increment accumulator

1

1

INC Rn

Increment register

1

1

INC direct

Increment direct byte

2

1

INC @ Ri

Increment indirect RAM

1

1

DEC A

Decrement accumulator

1

1

DEC Rn

Decrement register

1

1

DEC direct

Decrement direct byte

2

1

DEC @Ri

Decrement indirect RAM

1

1

INC DPTR

Increment data pointer

1

2

MUL A,B

Multiply A and B

1

4

DIV A,B

Divide A by B

1

4

DA A

Decimal adjust accumulator

1

1