Electronic Components Datasheet Search |
|
STLC1502 Datasheet(PDF) 2 Page - STMicroelectronics |
|
STLC1502 Datasheet(HTML) 2 Page - STMicroelectronics |
2 / 81 page STLC1502 2/81 • Data Modem: V.34 datapump • Rate selection • High performance voice activity detector (VAD) • Comfort noise generator (CNG) • G.165 32 ms Line & acoustic echo canceller • Low latency system implementation Figure 1: Block diagram 3.0 SYSTEM OVERVIEW Three main blocks can be identified in the device architecture: ARM domain, the D950 domain and the Clocks tree domain. 3.1 ARM7 domain The ARM domain is a multibus microprocessor system based on the ARM7TDMI processor. • The system bus is based on the Advanced Microcontroller Bus Architecture (AMBA) that includes two distinct buses: • The Advanced High performance Bus (AHB) for high performances system modules • The Advanced Peripheral Bus (APB) for low power peripherals. • A high speed 32 bit data bus is provided to connect external memories. • A controller for external static memory (ESM) and a controller for external dynamic memory (EDM) are provided. • Static memories, like FLASH EPROM, SRAM and dynamic memories like EDO, SDRAM, can be |
Similar Part No. - STLC1502 |
|
Similar Description - STLC1502 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |