Electronic Components Datasheet Search
Selected language     English  ▼


LC5512MC-5F208I Datasheet(PDF) 6 Page - Lattice Semiconductor

Part No. LC5512MC-5F208I
Description  3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD™ Family
Download  92 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  LATTICE [Lattice Semiconductor]
Homepage  http://www.latticesemi.com
Logo 

 6 page
background image
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
6
AND-Array
The programmable AND-Array consists of 68 inputs and 164 output product terms. The 68 inputs from the GRP are
used to form 136 lines in the AND-Array (true and complement of the inputs). Each line in the array can be con-
nected to any of the 164 output product terms via a wired AND. Each of the 160 logic product terms feed the Dual-
OR Array with the remaining four control product terms feeding the Shared PT Clock, Shared PT Clock Enable,
Shared PT Reset and Shared PT OE. Starting with PT0 sets of five product terms form product term clusters.
There is one product term cluster for every macrocell in the MFB. In addition to the four control product terms, the
first, third, fourth and fifth product terms of each cluster can be used as a PTOE, PT Clock, PT Preset and PT
Reset, respectively. Figure 5 is a graphical representation of the AND-Array.
Figure 5. AND Array
Dual-OR Array (Including Arithmetic Support)
The Dual-OR Array consists of 64 OR gates. There are two OR gates per macrocell in the MFB. These OR gates
are referred to as the Expandable PTSA OR gate and the PTSA-Bypass OR gate. The PTSA-Bypass OR gate
receives its five inputs from the combination of product terms associated with the product term cluster. The PTSA-
Bypass OR gate feeds the macrocell directly for fast narrow logic. The Expandable PTSA OR gate receives five
inputs from the combination of product terms associated with the product term cluster. It also receives an additional
input from the Expanded PTSA OR gate of the N-7 macrocell, where N is the number of the macrocell associated
with the current OR gate. The Expandable PTSA OR gate feeds the PTSA for sharing with other product terms and
the N+7 Expandable PTSA OR gate. This allows cascading of multiple OR gates for wide functions. There is a
small timing adder for each level of expansion. Figure 6 is a graphical representation of the Dual-OR Array.
The Dual-OR PT sharing array also contains logic to aid in the efficient implementation of arithmetic functions. This
logic takes Carry In and allows the generation of Carry Out along with a SUM signal. Subtractors can be imple-
mented using the two’s complement method. Carry is propagated from macrocells 0 to macrocell 31. Macrocell
zero can have its carry input connected to the carry output of macrocell 31 in an adjacent MFB or it can be set to
zero or one. If a macrocell is not used in an arithmetic function carry can bypass it. The carry chain flows is the
same as that for PT cascading.
PT0
PT1
Cluster 0
PT2
PT3
PT4
In[0]
In[66]
In[67]
Note:
Indicates programmable fuse.
PT160 Shared clock enable
PT162
PT163
Shared reset
Shared OE
PT156
PT157
PT158
PT159
PT155
Cluster 31
PT161 Shared clock




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
CDCE949Programmable 4-PLL VCXO Clock Synthesizer with 1.8V 2.5V and 3.3V LVCMOS Outputs 1 2 3 4 5 MoreTexas Instruments
REG1117_08800mA and 1A Low Dropout Positive Regulator 1.8V 2.5V 2.85 3.3V 5V and Adjustable 1 2 3 4 5 MoreTexas Instruments
MAX3000A_06Programmable Logic Device Family 1 2 3 4 5 MoreAltera Corporation
REG1117_1800mA and 1A Low Dropout Positive Regulator 1.8V 2.5V 2.85 3.3V 5V and Adjustable 1 2 3 4 5 MoreBurr-Brown (TI)
APEX20KProgrammable Logic Device Family 1 2 3 4 5 MoreAltera Corporation
REG1117_07800mA and 1A Low Dropout Positive Regulator 1.8V 2.5V 2.85 3.3V 5V and Adjustable 1 2 3 4 5 MoreBurr-Brown (TI)
SY89875U_072.5V 2.0GHz ANY DIFF. IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER AND 1:2 FANOUT BUFFER W/ INTERNAL TERMINATION 1 2 3 4 5 MoreMicrel Semiconductor
ISPPAC-POWR1208P1In-System Programmable Power Supply Sequencing Controller and Precision Monitor 1 2 3 4 5 MoreLattice Semiconductor
22LV10AZ-25CMOS Programmable Electrically Erasable Logic Device 1 2 3 4 5 MoreList of Unclassifed Manufacturers
ISPMACH4000ZE1.8V In-System Programmable Ultra Low Power PLDs 1 2 3 4 5 MoreLattice Semiconductor

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl