Electronic Components Datasheet Search |
|
LX256CCFN48432 Datasheet(PDF) 10 Page - Lattice Semiconductor |
|
LX256CCFN48432 Datasheet(HTML) 10 Page - Lattice Semiconductor |
10 / 72 page Lattice Semiconductor ispGDX2 Family Data Sheet 10 N divider is used to multiply the clock signal. The K divider is used to provide a divided clock frequency of the adja- cent PLL. This output can be routed to the global clock net. The V divider is used to provide lower frequency output clocks, while maintaining a stable, high frequency output from the PLL’s VCO circuit. The PLL also has a delay fea- ture that allows the output clock to be advanced or delayed to improve set-up and clock-to-out times for better per- formance. For more information on the PLL, please refer to Lattice technical note number TN1003, sysCLOCK PLL Design and Usage Guidelines. Figure 6. sysCLOCK PLL There are four global clock networks routed to each MRB block. These global clocks, CLK0-3, can either be gener- ated by the PLL circuits or supplied externally. External clock pins can be configured as single-ended or differential (LVDS) input. Figure 7 illustrates how the sysCLOCK PLL inputs and outputs can be routed to the I/O pins or gen- eral routing. Figure 10 shows the clock network for the ispGDX2-256 and Figure 8 shows the clock networks for ispGDX2-128 and ispGDX2-64. The Reset (0) pin from the Control Array of selected GDX Blocks can be pro- grammed to reset the M Divider of the PLLs. This provides a means for generating the reset signal internally. Table 5 details which GDX Block provides reset to the PLLs. Table 5. Internal Reset Input of the PLL (M Divider) PLL0 PLL1 PLL2 PLL3 ispGDX2-256 GDX Block 5A GDX Block 7B GDX Block 1A GDX Block 3B ispGDX2-128 GDX Block 2A — GDX Block 0A — ispGDX2-64 GDX Block 0A — GDX Block 1B — CLK_IN PLL_RST PLL_FBK PLL_LOCK CLK_OUT Clock Net Input Clock (M) Divider 1 to 32 PLL (n) Programmable +Delay -------------------- Programmable -Delay To Adjacent_PLL Feedback Divider (N) X 1 to 32 Post-scalar (V) Divider 1, 2, 4, 8, 16, 32 Clock (K) Divider 2, 4, 8, 16, 32 From Adjacent_PLL |
Similar Part No. - LX256CCFN48432 |
|
Similar Description - LX256CCFN48432 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |