Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LC5512MC-52F672C Datasheet(PDF) 12 Page - Lattice Semiconductor

Part # LC5512MC-52F672C
Description  3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
Download  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LC5512MC-52F672C Datasheet(HTML) 12 Page - Lattice Semiconductor

Back Button LC5512MC-52F672C Datasheet HTML 8Page - Lattice Semiconductor LC5512MC-52F672C Datasheet HTML 9Page - Lattice Semiconductor LC5512MC-52F672C Datasheet HTML 10Page - Lattice Semiconductor LC5512MC-52F672C Datasheet HTML 11Page - Lattice Semiconductor LC5512MC-52F672C Datasheet HTML 12Page - Lattice Semiconductor LC5512MC-52F672C Datasheet HTML 13Page - Lattice Semiconductor LC5512MC-52F672C Datasheet HTML 14Page - Lattice Semiconductor LC5512MC-52F672C Datasheet HTML 15Page - Lattice Semiconductor LC5512MC-52F672C Datasheet HTML 16Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 92 page
background image
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
12
Single-Port SRAM Mode
In Single-Port SRAM Mode the multi-function array is configured as a single-port SRAM. In this mode one ports
accesses 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the MFB. Figure 11 shows
the block diagram of the single-port SRAM.
Write data, address, chip select and read/write signals are always synchronous (registered.) The output data sig-
nals can be synchronous or asynchronous. Reset is asynchronous. All signals share a common clock, clock
enable, and reset. Table 7 shows the possible sources for the clock, clock enable and reset signals.
Figure 11. Single-Port SRAM Block Diagram
Table 7. Register Clock, Clock Enable, and Reset in Single-Port SRAM Mode
Register
Input
Source
Address, Write Data,
Read Data, Read/
Write, and Chip
Select
Clock
CLK or one of the global clocks (CLK0 - CLK3). Each of these signals can
be inverted if required.
Clock Enable
CEN or one of the global clocks (CLK1 - CLK 2). Each of these signals can
be inverted if required.
Reset
Created by the logical OR of the global reset signal and RST. RST is routed
by the multifunction array from GRP, with inversion if desired.
68 Inputs
from
Routing
RESET
CLK0
CLK3
CLK1
CLK2
16,384-Bit
SRAM
Array
Clock (CLK)
Read/Write Address
(AD[0-8:13])
Write/Read (WR)
Chip Select (CS0,1)
Reset (RST)
Clk Enable (CEN)
Write Data
(DI[0-0,1,3,7,15,31])
Read Data
(DO[0-0,31])


Similar Part No. - LC5512MC-52F672C

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
LC5512MC-45F256C LATTICE-LC5512MC-45F256C Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC5512MC-45F484C LATTICE-LC5512MC-45F484C Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC5512MC-45Q208C LATTICE-LC5512MC-45Q208C Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC5512MC-75F256C LATTICE-LC5512MC-75F256C Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC5512MC-75F484C LATTICE-LC5512MC-75F484C Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
More results

Similar Description - LC5512MC-52F672C

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
LC5256MC LATTICE-LC5256MC Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC4512Z LATTICE-LC4512Z Datasheet
851Kb / 91P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4032C LATTICE-LC4032C Datasheet
483Kb / 74P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
ISPMACH4000V LATTICE-ISPMACH4000V Datasheet
451Kb / 99P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
logo
Altera Corporation
EPM7064LI44-15 ALTERA-EPM7064LI44-15 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM3512AQC208-10N ALTERA-EPM3512AQC208-10N Datasheet
715Kb / 46P
   Programmable Logic Device Family
EPM7064STI44-7N ALTERA-EPM7064STI44-7N Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPF8452AQC160-3 ALTERA-EPF8452AQC160-3 Datasheet
957Kb / 62P
   Programmable Logic Device Family
EPM7064STI44-7 ALTERA-EPM7064STI44-7 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM7032LC44-15 ALTERA-EPM7032LC44-15 Datasheet
1Mb / 66P
   Programmable Logic Device Family
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com