 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MSC8103M1200F Datasheet(PDF) 10 Page - Freescale Semiconductor, Inc |
|
||||||||||||||||||||||||||||||
MSC8103M1200F Datasheet(HTML) 10 Page - Freescale Semiconductor, Inc |
|
|
10 / 104 page  MSC8103 Network Digital Signal Processor, Rev. 12 1-6 Freescale Semiconductor Signals/Connections 1.4 System Bus, HDI16, and Interrupt Signals The system bus, HDI16, and interrupt signals are grouped together because they use a common set of signal lines. Individual assignment of a signal to a specific signal line is configured through registers in the System Interface Unit (SIU) and the Host Interface (HDI16). 1-5 describes the signals in this group. Note: To boot from the host interface, the HDI16 must be enabled by pulling up the HPE signal line during PORESET . The configuration word must then be loaded from the host. The configuration word must set the Internal Space Port Size bit in the Bus Control Register (BCR[ISPS]) to change the system data bus width from 64 bits to 32 bits and reassign the upper 32 bits to their HDI16 functions. Never set the Host Port Enable (HEN) bit in the Host Port Control Register (HPCR) to enable the HDI16, unless the bus size is first changed from 64 bits to 32 bits. Otherwise, unpredictable operation may occur. BTM[0–1] EE41 EE51 Input Input Output Input Output Boot Mode 0–1 Determines the MSC8103 boot mode when PORESET is deasserted. See the emulation and debug chapter in the SC140 DSP Core Reference Manual for details on how to set these pins. EOnCE Event 4 After PORESET is deasserted, you can configure EE4 as an input (default) or an output. See the emulation and debug chapter in the SC140 DSP Core Reference Manual for details on the ETRSMT Register. Enable Address Event Detection Channel 4 or generate an EOnCE event. The DSP wrote the EOnCE Transmit Register (ETRSMT). Triggers external debugging equipment. EOnCE Event 5 After PORESET is deasserted, you can configure EE5 as an input (default) or an output. Enable Address Event Detection Channel 5. Detection by Address Event Detection Channel 5. Triggers external debugging equipment. EED1 Input Output Enhanced OnCE (EOnCE) Event Detection After PORESET is deasserted, you can configure EED as an input (default) or output: Enable the Data Event Detection Channel. Detection by the Data Event Detection Channel. Triggers external debugging equipment. PORESET Input Power-On Reset When asserted, this line causes the MSC8103 to enter power-on reset state. RSTCONF Input Reset Configuration Used during reset configuration sequence of the chip. A detailed explanation of its function is provided in the “Power-On Reset Flow” and “Hardware Reset Configuration” sections of the MSC8103 Reference Manual. HRESET Input Hard Reset When asserted, this open-drain line causes the MSC8103 to enter the hard reset state. SRESET Input Soft Reset When asserted, this open-drain line causes the MSC8103 to enter the soft reset state. Note: See the emulation and debug chapter in the SC140 DSP Core Reference Manual for details on how to configure these pins. Table 1-4. Reset, Configuration, and EOnCE Event Signals (Continued) Signal Name Type Signal Description |
Similar Part No. - MSC8103M1200F |
|
Similar Description - MSC8103M1200F |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
