Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HD49338HNP Datasheet(PDF) 7 Page - Renesas Technology Corp

Part # HD49338HNP
Description  CDS/PGA & 12-bit A/D Converter
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD49338HNP Datasheet(HTML) 7 Page - Renesas Technology Corp

Back Button HD49338HNP Datasheet HTML 3Page - Renesas Technology Corp HD49338HNP Datasheet HTML 4Page - Renesas Technology Corp HD49338HNP Datasheet HTML 5Page - Renesas Technology Corp HD49338HNP Datasheet HTML 6Page - Renesas Technology Corp HD49338HNP Datasheet HTML 7Page - Renesas Technology Corp HD49338HNP Datasheet HTML 8Page - Renesas Technology Corp HD49338HNP Datasheet HTML 9Page - Renesas Technology Corp HD49338HNP Datasheet HTML 10Page - Renesas Technology Corp HD49338HNP Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 23 page
background image
HD49338NP/HNP
Rev.2.00 May 20, 2005 page 7 of 22
3. Automatic Offset Calibration Function and Black-Level Clamp Data Setting
The DAC DC voltage added to the output of the PGAMP is adjusted by automatic offset calibration.
The data, which cancels the output offset of the PGAMP and the input offset of the ADC, and the clamp data (56
LSB to 304 LSB) set by register are added and input to the DAC.
The automatic offset calibration starts automatically after the RESET mode set by register 1 is cancelled and
terminates after 40000 clock cycles (when fclk = 20 MHz, 2 ms).
4. DC Offset Compensation Feedback Function
Feedback is done to set the black signal level input during the OB period to the DC standard, and all offsets
(including the CCD offset and the CDSAMP offset) are compensated for.
The offset from the ADC output is calculated during the OB period, and SHAMP feedback capacitor C3 is charged
by the current DAC (see figure 1).
The open-loop differential gain (
∆Gain/∆H) per 1 H of the feedback loop is given by the following equation. 1H is
the one cycle of the OBP.
∆Gain/∆H = 0.078/(fclk × C3) (fclk: ADCLK frequency, C3: SHAMP external feedback capacitor)
Example:When fclk = 20 MHz and C3 = 1.0
µF, ∆Gain/∆H = 0.0039
When the PGAMP gain setting is changed, the high-speed lead-in operation state is entered, and the feedback loop
gain is increased by a multiple of N. Loop gain multiplication factor N can be selected from 2 times, 4 times, 8
times, or 16 times by changing the register settings (see table 1). Note that the open-loop differential gain
(
∆Gain/∆H) must be one or lower. If it is two or more, oscillation occurs.
The time from the termination of high-speed lead-in operation to the return of normal loop gain operation can be
selected from 1 H, 2 H, 4 H, or 8 H. If the offset error is over 64 LSB, the high-speed lead-in operation continues,
and when the offset error is 64 LSB or less, the operation returns to the normal loop-gain operation after 1 H, 2 H, 4
H, or 8 H depending on the register settings. See table 2.
Table 1 Loop Gain Multiplication Factor during
High-Speed Lead-In Operation
Table 2 High-Speed Lead-In Operation
Cancellation Time
HGain-Nsel
(register settings)
Multiplication
Factor N
HGstop-Hsel
(register settings)
Cancellation
Time
[0]
L
H
L
H
[1]
L
H
H
L
4
32
16
8
[0]
L
H
L
H
[1]
L
H
H
L
1 H
8 H
4 H
2 H
5. Pre-Blanking Function
During the PBLK input period, the CSD input operation is separated and protected from the large input signal. The
ADC digital output is fixed to clamp data (56 to 304 LSB).


Similar Part No. - HD49338HNP

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
HD49338HF RENESAS-HD49338HF Datasheet
247Kb / 23P
   CDS/PGA & 12-bit A/D Converter
More results

Similar Description - HD49338HNP

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
HD49338NP RENESAS-HD49338NP_15 Datasheet
294Kb / 25P
   CDS/PGA & 12-bit A/D Converter
HD49330AF RENESAS-HD49330AF_15 Datasheet
247Kb / 22P
   CDS/PGA & 12-bit A/D Converter
HD49338F RENESAS-HD49338F Datasheet
247Kb / 23P
   CDS/PGA & 12-bit A/D Converter
HD49338F RENESAS-HD49338F_15 Datasheet
295Kb / 25P
   CDS/PGA & 12-bit A/D Converter
HD49343NPHNP RENESAS-HD49343NPHNP_15 Datasheet
223Kb / 23P
   CDS/PGA & 12-bit A/D Converter
HD49330AF RENESAS-HD49330AF Datasheet
218Kb / 20P
   CDS/PGA & 12-bit A/D Converter
HD49343NP RENESAS-HD49343NP Datasheet
222Kb / 23P
   CDS/PGA & 12-bit A/D Converter
Jul 06, 2012
HD49340NP RENESAS-HD49340NP Datasheet
232Kb / 22P
   CDS/PGA & 10-bit A/D Converter
HD49340F RENESAS-HD49340F Datasheet
240Kb / 23P
   CDS/PGA & 10-bit A/D Converter
HD49340F RENESAS-HD49340F_15 Datasheet
271Kb / 25P
   CDS/PGA & 10-bit A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com