Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R1Q2A3609ABG50RT0 Datasheet(PDF) 5 Page - Renesas Technology Corp

Part # R1Q2A3609ABG50RT0
Description  36-Mbit QDR?줚I SRAM 2-word Burst
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R1Q2A3609ABG50RT0 Datasheet(HTML) 5 Page - Renesas Technology Corp

  R1Q2A3609ABG50RT0 Datasheet HTML 1Page - Renesas Technology Corp R1Q2A3609ABG50RT0 Datasheet HTML 2Page - Renesas Technology Corp R1Q2A3609ABG50RT0 Datasheet HTML 3Page - Renesas Technology Corp R1Q2A3609ABG50RT0 Datasheet HTML 4Page - Renesas Technology Corp R1Q2A3609ABG50RT0 Datasheet HTML 5Page - Renesas Technology Corp R1Q2A3609ABG50RT0 Datasheet HTML 6Page - Renesas Technology Corp R1Q2A3609ABG50RT0 Datasheet HTML 7Page - Renesas Technology Corp R1Q2A3609ABG50RT0 Datasheet HTML 8Page - Renesas Technology Corp R1Q2A3609ABG50RT0 Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 26 page
background image
R1Q2A3636B/R1Q2A3618B/R1Q2A3609B
REJ03C0341-0003 Rev.0.03 Apr. 11, 2008
Page 5 of 24
Pin Description
Name
I/O type
Descriptions
Notes
SA
Input
Synchronous address inputs: These inputs are registered and must meet the setup
and hold times around the rising edge of K for READ cycles and must meet the setup
and hold times around the rising edge of /K for WRITE cycles. All transactions operate
on a burst-of-two words (one clock period of bus activity). These inputs are ignored
when device is deselected.
/R
Input
Synchronous read: When low, this input causes the address inputs to be registered
and a READ cycle to be initiated. This input must meet setup and hold times around
the rising edge of K.
/W
Input
Synchronous write: When low, this input causes the address inputs to be registered
and a WRITE cycle to be initiated. This input must meet setup and hold times around
the rising edge of K.
/BWx
Input
Synchronous byte writes: When low, these inputs cause their respective byte to be
registered and written during WRITE cycles. These signals must meet setup and hold
times around the rising edges of K and /K for each of the two rising edges comprising
the WRITE cycle. See Byte Write Truth Table for signal to data relationship.
K, /K
Input
Input clock: This input clock pair registers address and control inputs on the rising
edge of K, and registers data on the rising edge of K and the rising edge of /K. /K is
ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and
hold times around the clock rising edges. These balls cannot remain VREF level.
C, /C
Input
Output clock: This clock pair provides a user-controlled means of tuning device output
data. The rising edge of /C is used as the output timing reference for first output data.
The rising edge of C is used as the output timing reference for second output data.
Ideally, /C is 180 degrees out of phase with C. C and /C may be tied high to force the
use of K and /K as the output reference clocks instead of having to provide C and /C
clocks. If tied high, C and /C must remain high and not to be toggled during device
operation. These balls cannot remain VREF level.
/DOFF
Input
DLL disable: When low, this input causes the DLL to be bypassed for /DOFF Input
stable, low frequency operation.
ZQ
Input
Output impedance matching input: This input is used to tune the device outputs to the
system data bus impedance. Q and CQ output impedance are set to 0.2
× RQ, where
RQ is a resistor from this ball to ground. This ball can be connected directly to VDDQ,
which enables the minimum impedance mode. This ball cannot be connected directly
to VSS or left unconnected.
TMS
TDI
Input
IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left not TMS Input
connected if the JTAG function is not used in the circuit.
TCK
Input
IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to VSS if the JTAG
function is not used TCK Input in the circuit.
D0 to Dn
Input
Synchronous data inputs: Input data must meet setup and hold times around the rising
edges of K and /K during WRITE operations. See Pin Arrangement figures for ball site
location of individual signals.
The
×9 device uses D0 to D8. Remaining signals are not used.
The
×18 device uses D0 to D17. Remaining signals are not used.
The
×36 device uses D0 to D35.
CQ, /CQ
Output
Synchronous echo clock outputs: The edges of these outputs are tightly matched to
the synchronous data outputs and can be used as a data valid indication. These
signals run freely and do not stop when Q tristates.
TDO
Output
IEEE 1149.1 test output: 1.8 V I/O level.
Q0 to Qn
Output
Synchronous data outputs: Output data is synchronized to the respective C and /C, or
to the respective K and /K if C and /C are tied high. This bus operates in response to
/R commands. See Pin Arrangement figures for ball site location of individual signals.
The
×9 device uses Q0 to Q8. Remaining signals are not used.
The
×18 device uses Q0 to Q17. Remaining signals are not used.
The
×36 device uses Q0 to Q35.


Similar Part No. - R1Q2A3609ABG50RT0

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
R1Q2A3609ABG-40R RENESAS-R1Q2A3609ABG-40R Datasheet
1Mb / 25P
   36-Mbit QDR™II SRAM 2-word Burst
R1Q2A3609ABG-50R RENESAS-R1Q2A3609ABG-50R Datasheet
1Mb / 25P
   36-Mbit QDR™II SRAM 2-word Burst
R1Q2A3609ABG-60R RENESAS-R1Q2A3609ABG-60R Datasheet
1Mb / 25P
   36-Mbit QDR™II SRAM 2-word Burst
More results

Similar Description - R1Q2A3609ABG50RT0

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
R1Q3A3636B RENESAS-R1Q3A3636B Datasheet
231Kb / 27P
   36-Mbit QDR?줚I SRAM 4-word Burst
R1QGA3636CBB RENESAS-R1QGA3636CBB_15 Datasheet
307Kb / 38P
   36-Mbit QDR?줚I SRAM 4-word Burst
R1QAA3636CBB RENESAS-R1QAA3636CBB_15 Datasheet
307Kb / 38P
   36-Mbit QDR?줚I SRAM 4-word Burst
R1Q2A7236ABB RENESAS-R1Q2A7236ABB_15 Datasheet
823Kb / 36P
   72-Mbit QDR?줚I SRAM 2-word Burst
R1Q2A7236ABG RENESAS-R1Q2A7236ABG_15 Datasheet
825Kb / 36P
   72-Mbit QDR?줚I SRAM 2-word Burst
R1QGA7236ABB RENESAS-R1QGA7236ABB_15 Datasheet
881Kb / 39P
   72-Mbit QDR?줚I SRAM 4-word Burst
R1Q3A7236ABB RENESAS-R1Q3A7236ABB_15 Datasheet
831Kb / 36P
   72-Mbit QDR?줚I SRAM 4-word Burst
RMQS2A3636DGBA RENESAS-RMQS2A3636DGBA_15 Datasheet
888Kb / 30P
   36-Mbit QDR??II SRAM 2-word Burst
R1QAA7236ABG RENESAS-R1QAA7236ABG_15 Datasheet
883Kb / 39P
   72-Mbit QDR?줚I SRAM 4-word Burst
R1QGA7236ABG RENESAS-R1QGA7236ABG_15 Datasheet
883Kb / 39P
   72-Mbit QDR?줚I SRAM 4-word Burst
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com