Sink/Source Current DAC

_______________________________________________________________________________________

3

Note 1: All voltages with respect to ground, currents entering the IC are specified positive and currents exiting the IC are negative.

Note 2: Supply current specified with all outputs set to zero current setting with all inputs driven to well-defined logic levels. SDA and

Note 3: The output voltage range must be satisfied to ensure the device meets its accuracy and linearity specifications.

Ω and 9.0kΩ to ensure the device meets its accuracy and linearity specifications.

Note 5: Temperature drift excludes drift caused by external resistor.

Note 6: Differential linearity is defined as the difference between the expected incremental current increase with respect to position

and the actual increase. The expected incremental increase is the full-scale range divided by 15.

Note 7: Integral linearity is defined as the difference between the expected value as a function of the setting and the actual value.

The expected value is a straight line between the zero and the full-scale values proportional to the setting.

OUTPUT CURRENT CHARACTERISTICS (continued)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

DC source

+0.36

Output-Current Variation due to

Power-Supply Change

DC sink

+0.12

%/V

-0.02

Output-Current Variation due to

Output Voltage Change

+0.12

%/V

Output Leakage Current at Zero

Current Setting

-1

+1

μA

Output-Current Differential

Linearity

DNL

(Note 6)

0.5

LSB

Output-Current Integral Linearity

INL

(Note 7)

1

LSB

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

SCL Clock Frequency

(Note 8)

0

400

kHz

Bus Free Time Between STOP

and START Conditions

1.3

µs

Hold Time (Repeated) START

Condition

0.6

µs

Low Period of SCL

1.3

µs

High Period of SCL

0.6

µs

Data Hold Time

0

0.9

µs

Data Setup Time

100

ns

START Setup Time

0.6

µs

SDA and SCL Rise Time

(Note 9)

20 +

300

ns

SDA and SCL Fall Time

(Note 9)

20 +

300

ns

STOP Setup Time

0.6

µs

SDA and SCL Capacitive Loading

(Note 9)

400

pF