Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT17LV002 Datasheet(PDF) 7 Page - ATMEL Corporation

Part # AT17LV002
Description  FPGA Configuration EEPROM Memory
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT17LV002 Datasheet(HTML) 7 Page - ATMEL Corporation

Back Button AT17LV002 Datasheet HTML 3Page - ATMEL Corporation AT17LV002 Datasheet HTML 4Page - ATMEL Corporation AT17LV002 Datasheet HTML 5Page - ATMEL Corporation AT17LV002 Datasheet HTML 6Page - ATMEL Corporation AT17LV002 Datasheet HTML 7Page - ATMEL Corporation AT17LV002 Datasheet HTML 8Page - ATMEL Corporation AT17LV002 Datasheet HTML 9Page - ATMEL Corporation AT17LV002 Datasheet HTML 10Page - ATMEL Corporation AT17LV002 Datasheet HTML 11Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 26 page
background image
7
2321I–CNFG–2/08
AT17LV65/128/256/512/010/002/040
4.1
DATA
Three-state DATA output for configuration. Open-collector bi-directional pin for programming.
4.2
CLK
Clock input. Used to increment the internal address and bit counter for reading and
programming.
4.3
WP1
WRITE PROTECT (1). Used to protect portions of memory during programming. Disabled
by default due to internal pull-down resistor. This input pin is not used during FPGA loading
operations. This pin is only available on AT17LV512/010/002 devices.
4.4
RESET/OE
Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low level on
RESET/OE resets both the address and bit counters. A High level (with CE Low) enables the
data output driver. The logic polarity of this input is programmable as either RESET/OE or
RESET/OE. For most applications, RESET should be programmed active Low. This document
describes the pin as RESET/OE.
4.5
WP
Write protect (WP) input (when CE is Low) during programming only (SER_EN Low). When WP
is Low, the entire memory can be written. When WP is enabled (High), the lowest block of the
memory cannot be written. This pin is only available on AT17LV65/128/256 devices.
4.6
WP2
WRITE PROTECT (2). Used to protect portions of memory during programming. Disabled
by default due to internal pull-down resistor. This input pin is not used during FPGA loading
operations. This pin is only available on AT17LV512/010 devices.
4.7
CE
Chip Enable input (active Low). A Low level (with OE High) allows CLK to increment the address
counter and enables the data output driver. A High level on CE disables both the address and bit
counters and forces the device into a low-power standby mode. Note that this pin will not
enable/disable the device in the Two-Wire Serial Programming mode (SER_EN Low).
4.8
GND
Ground pin. A 0.2 µF decoupling capacitor between V
CC and GND is recommended.
4.9
CEO
Chip Enable Output (active Low). This output goes Low when the address counter has reached
its maximum value. In a daisy chain of AT17LV series devices, the CEO pin of one device must
be connected to the CE input of the next device in the chain. It will stay Low as long as CE is
Low and OE is High. It will then follow CE until OE goes Low; thereafter, CEO will stay High until
the entire EEPROM is read again. This CEO feature is not available on the AT17LV65 device.


Similar Part No. - AT17LV002

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT17LV002 ATMEL-AT17LV002 Datasheet
221Kb / 24P
   FPGA Configuration EEPROM Memory
AT17LV002 ATMEL-AT17LV002 Datasheet
255Kb / 19P
   FPGA Configuration EEPROM Memory
AT17LV002-10BJC ATMEL-AT17LV002-10BJC Datasheet
221Kb / 24P
   FPGA Configuration EEPROM Memory
AT17LV002-10BJC ATMEL-AT17LV002-10BJC Datasheet
255Kb / 19P
   FPGA Configuration EEPROM Memory
AT17LV002-10BJI ATMEL-AT17LV002-10BJI Datasheet
221Kb / 24P
   FPGA Configuration EEPROM Memory
More results

Similar Description - AT17LV002

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT17LV65A ATMEL-AT17LV65A_14 Datasheet
469Kb / 16P
   FPGA Configuration EEPROM Memory
AT17LV512A-10PU ATMEL-AT17LV512A-10PU Datasheet
338Kb / 18P
   FPGA Configuration EEPROM Memory
AT17LV65A ATMEL-AT17LV65A_06 Datasheet
337Kb / 18P
   FPGA Configuration EEPROM Memory
AT17C002 ATMEL-AT17C002 Datasheet
255Kb / 19P
   FPGA Configuration EEPROM Memory
AT17LV65 ATMEL-AT17LV65_14 Datasheet
676Kb / 23P
   FPGA Configuration EEPROM Memory
AT17C002A ATMEL-AT17C002A Datasheet
242Kb / 14P
   FPGA Configuration EEPROM Memory
AT17LV256 ATMEL-AT17LV256 Datasheet
221Kb / 24P
   FPGA Configuration EEPROM Memory
AT17C020 ATMEL-AT17C020 Datasheet
218Kb / 12P
   2-megabit FPGA Configuration EEPROM Memory
AT17C65A-10JC ATMEL-AT17C65A-10JC Datasheet
162Kb / 11P
   FPGA Configuration EEPROM
AT17N256 ATMEL-AT17N256_07 Datasheet
308Kb / 18P
   FPGA Configuration Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com