Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MM0-67025EV-30-E Datasheet(PDF) 6 Page - ATMEL Corporation

Part # MM0-67025EV-30-E
Description  Rad. Tolerant High Speed 8 Kb x 16 Dual Port RAM
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

MM0-67025EV-30-E Datasheet(HTML) 6 Page - ATMEL Corporation

Back Button MM0-67025EV-30-E Datasheet HTML 2Page - ATMEL Corporation MM0-67025EV-30-E Datasheet HTML 3Page - ATMEL Corporation MM0-67025EV-30-E Datasheet HTML 4Page - ATMEL Corporation MM0-67025EV-30-E Datasheet HTML 5Page - ATMEL Corporation MM0-67025EV-30-E Datasheet HTML 6Page - ATMEL Corporation MM0-67025EV-30-E Datasheet HTML 7Page - ATMEL Corporation MM0-67025EV-30-E Datasheet HTML 8Page - ATMEL Corporation MM0-67025EV-30-E Datasheet HTML 9Page - ATMEL Corporation MM0-67025EV-30-E Datasheet HTML 10Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 27 page
background image
6
4146N–AERO–04/07
M67025E
mally used in accessing a standard static RAM. Each of the flags has a unique address accessed by
either side through address pins A0-A2. None of the other address pins has any effect when accessing
the semaphores. Only data pin D0 is used when writing to a semaphore. If a low level is written to an
unused semaphore location, the flag will be set to zero on that side and to one on the other side (see
Table 5). The semaphore can now only be modified by the side showing the zero. Once a one is written
to this location from the same side, the flag will be set to one for both sides (unless a request is pending
from the other side) and the semaphore can then be written to by either side.
The effect the side writing a zero to a semaphore location has of locking out the other side is the
reason for the use of semaphore logic in interprocessor communication. (A thorough discussion
of the use of this feature follows below). A zero written to the semaphore location from the
locked-out side will be stored in the semaphore request latch for that side until the semaphore is
relinquished by the side having control. When a semaphore flag is read its value is distributed to
all data bits so that a flag set at one reads as one in all data bits and a flag set at zero reads as
all zeros. The read value is latched into the output register of one side when its semaphore
select (SEM) and output enable (OE)
signals go active. This prevents the semaphore changing state in
the middle of a read cycle as a result of a write issued by the other side. Because of this latch, a repeated
read of a semaphore flag in a test loop must cause either signal (SEM or OE) to go inactive, otherwise
the output will never change.
The semaphore must use a WRITE/READ sequence in order to ensure that no system level
conflict will occur. A processor requests access to shared resources by attempting to write a
zero to a semaphore location. If the semaphore is already in use, the semaphore request latch
will contain a zero, yet the semaphore flag will appear as a one, and the processor will detect
this status in the subsequent read (see Table 5). For example, assume a processor writes a zero
to the left port at a free semaphore location. On a subsequent read, the processor will verify that
it has written successfully to that location and will assume control over the resource concerned.
If a processor on the right side then attempts to write a zero to the same semaphore flag it will
fail, as will be verified by a subsequent read returning a one from the semaphore location on the
right side has a READ/WRITE sequence been used instead, system conflict problems could
have occurred during the interval between the read and write cycles.
It must be noted that a failed semaphore request needs to be followed by either repeated reads
or by writing a one to the same location. The simple logic diagram for the semaphore flag in Fig-
ure 2 illustrates the reason for this quite clearly. Two semaphore request latches feed into a
semaphore flag. The first latch to send a zero to the semaphore flag will force its side of the
semaphore flag low and other side high. This status will be maintained until a one is written to
the same semaphore request latch. Should a zero be written to the other side’s semaphore
request latch in the meantime, the semaphore flag will flip over to this second side as soon as a
one is written to the first side’s request latch. The second side’s flag will now stay low until its
semaphore request latch is changed to a one. Thus, clearly, if a semaphore flag is requested
and the processor requesting it no longer requires access to the resource, the entire system can
hang up until a one is written to the semaphore request latch concerned.
Semaphore timing becomes critical when both sides request the same token by attempting to
write a zero to it at the same time. Semaphore logic is specially conceived to resolve this prob-
lem. The logic ensures that only one side will receive the token if simultaneous requests are
made. The first side to make a request will receive the token where request do not arrive at the
same time. Where they do arrive at the same time, the logic will assign the token arbitrarily to
one of the ports. It should be noted, however, that semaphores alone do not guarantee that
access to a resource is secure. As with any powerful programming technique, errors can be
introduced if semaphores are misused or misinterpreted. Code integrity is of the utmost perfor-
mance when semaphores are being used instead of slower, more restrictive hardware-intensive
systems.


Similar Part No. - MM0-67025EV-30-E

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
MM0-67025EV-30-E ATMEL-MM0-67025EV-30-E Datasheet
531Kb / 27P
   Rad. Tolerant High Speed 8 Kb x 16 Dual Port RAM
More results

Similar Description - MM0-67025EV-30-E

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
M67025E ATMEL-M67025E Datasheet
531Kb / 27P
   Rad. Tolerant High Speed 8 Kb x 16 Dual Port RAM
M67206H ATMEL-M67206H Datasheet
2Mb / 20P
   Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO
M67204H ATMEL-M67204H Datasheet
1Mb / 20P
   Rad. Tolerant High Speed 4 Kb x 9 Parallel FIFO
M672061H ATMEL-M672061H Datasheet
2Mb / 20P
   Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO with Programmable Flag
logo
Integrated Device Techn...
IDT70T35 IDT-IDT70T35 Datasheet
159Kb / 21P
   HIGH-SPEED 2.5V 8/4K x 18 DUAL-PORT 8/4K x 16 DUAL-PORT STATIC RAM
IDT70V35 IDT-IDT70V35 Datasheet
216Kb / 25P
   HIGH-SPEED 3.3V 8/4K x 18 DUAL-PORT 8/4K x 16 DUAL-PORT STATIC RAM
IDT70P35 IDT-IDT70P35 Datasheet
293Kb / 22P
   HIGH-SPEED 1.8V 8/4K x 18 DUAL-PORT, 8/4K x 16 DUAL-PORT STATIC RAM
logo
Renesas Technology Corp
70V35 RENESAS-70V35 Datasheet
570Kb / 26P
   HIGH-SPEED 3.3V 8/4K x 18 DUAL-PORT 8/4K x 16 DUAL-PORT STATIC RAM
OCTOBER 2019
logo
Integrated Device Techn...
IDT7025S IDT-IDT7025S_18 Datasheet
201Kb / 22P
   HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
IDT7024S IDT-IDT7024S_13 Datasheet
192Kb / 22P
   HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com