 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LT3437EFE Datasheet(PDF) 9 Page - Linear Technology |
|
||||||||||||||||||||||||||||||
LT3437EFE Datasheet(HTML) 9 Page - Linear Technology |
|
|
9 / 28 page  9 LT3437 3437fc PI FU CTIO S (DD/FE) BIAS (Pin 6/Pin 10): The BIAS pin is used to improve efficiency when operating at higher input voltages and light load current. Connecting this pin to the regulated output voltage forces most of the internal circuitry to draw its operating current from the output voltage rather than the input supply. This architecture increases efficiency especially when the input voltage is much higher than the output. Minimum output voltage setting for this mode of operation is typically 2.7V. VC (Pin 7/Pin 11): The VC pin is the output of the error amplifierandtheinputofthepeakswitchcurrentcomparator. It is normally used for frequency compensation, but can also serve as a current clamp or control loop override. VC sits at about 0.45V for light loads and 1.5V at maximum load. During the sleep portion of Burst Mode operation, the VC pin is held at a voltage slightly below the burst threshold for better transient response. Driving the VC pin to ground will disable switching and place the IC into sleep mode. FB (Pin 8/Pin 12): The feedback pin is used to determine the output voltage using an external voltage divider from the output that generates 1.25V at the FB pin. When the FB pin drops below 0.9V, switching frequency is reduced, the SYNC function is disabled and output ramp rate control is enabled via the CSS pin. See the Feedback section in Applications Information for details. SYNC (Pin 9/Pin 14): The SYNC pin is used to synchronize the internal oscillator to an external signal. It is directly logic compatible and can be driven with any signal be- tween 25% and 75% duty cycle. The synchronizing range is equal to maximum initial operating frequency up to 700kHz. When the voltage on the FB pin is below 0.9V the SYNC function is disabled. When a synchronization signal or logic-level high is present at the SYNC pin, Burst Mode operation is disabled. See the synchronizing section in Applications Information for details. SHDN (Pin 10/Pin 15): The SHDN pin is used to turn off the regulator and to reduce input current to less than 1 µA. The SHDN pin requires a voltage above 1.3V with a typical source current of 5 µA to take the IC out of the shutdown state. Exposed Pad (Pin 11/Pin 17): Ground. Must be soldered to the PCB. |
Similar Part No. - LT3437EFE |
|
Similar Description - LT3437EFE |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
